Register bank conflict reduction for multi-threaded processor

ABSTRACT

Embodiments are generally directed to register bank conflict reduction for multi-threaded processor execution units. An embodiment of an apparatus includes a processor including one or more execution units (EUs), at least a first execution unit (EU) to process a plurality of threads, the first EU including a register file including multiple register banks with each register bank including multiple registers, and one or more read multiplexers to read registers from the register file, wherein attempting to read more than one register from a single register bank of the register file in a same clock cycle generates a register bank conflict. Registers for each thread for the first EU are distributed across the registers banks within the register file such that a first register for a first thread of the plurality of threads and a following second register for the first thread are located in different register banks within the register file.

TECHNICAL FIELD

Embodiments described herein generally relate to the field of electronic devices and, more particularly, register bank conflict reduction for multi-threaded processor execution units.

BACKGROUND

In computing operations, multi-bank register files are common structures for computation data storage, such as in execution units (EUs) for graphical processing units (GPUs). The multi-bank structures generally include a number of banks of registers that are clubbed together, with the ports shared for reduced area requirements.

The register banks of a multi-bank structure are commonly each coupled with an element to select a register bank for reading, such as a register file read multiplexer. In this manner, it is possible to read multiple registers, one register per port, in the same clock cycle as long as registers all belong to different banks.

However, reading two or more registers that belong to the same bank in a same clock cycle results in a register bank conflict that thus serializes the read requests and potentially causes delays in the pipeline. In GPUs, the majority of register bank conflicts result from thread internal conflicts, thus resulting in decreased efficiency in the processing of the multiple threads for the GPU execution units.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments described here are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.

FIG. 1 is a block diagram of a processing system, according to some embodiments;

FIG. 2 is a block diagram of an embodiment of a processor having one or more processor cores, an integrated memory controller, and an integrated graphics processor;

FIG. 3 is a block diagram of a graphics processor according to some embodiments;

FIG. 4 is a block diagram of a graphics processing engine of a graphics processor in accordance with some embodiments;

FIG. 5 is a block diagram of hardware logic of a graphics processor core, according to some embodiments;

FIGS. 6A-6B illustrate thread execution logic including an array of processing elements employed in a graphics processor core according to some embodiments;

FIG. 7 is a block diagram illustrating graphics processor instruction formats according to some embodiments;

FIG. 8 is a block diagram of another embodiment of a graphics processor;

FIG. 9A is a block diagram illustrating a graphics processor command format according to some embodiments;

FIG. 9B is a block diagram illustrating a graphics processor command sequence according to an embodiment;

FIG. 10 illustrates exemplary graphics software architecture for a data processing system according to some embodiments;

FIG. 11A is a block diagram illustrating an IP core development system that may be used to manufacture an integrated circuit to perform operations according to an embodiment;

FIG. 11B illustrates a cross-section side view of an integrated circuit package assembly according to some embodiments;

FIG. 12 is a block diagram illustrating an exemplary system on a chip integrated circuit that may be fabricated using one or more IP cores, according to an embodiment;

FIG. 13A illustrates an exemplary graphics processor of a system on a chip integrated circuit that may be fabricated using one or more IP cores, according to an embodiment;

FIG. 13B illustrates an additional exemplary graphics processor of a system on a chip integrated circuit that may be fabricated using one or more IP cores, according to an embodiment;

FIG. 14A illustrates a graphics core that may be included within a graphics processor according to some embodiments;

FIG. 14B illustrates a highly-parallel general-purpose graphics processing unit suitable for deployment on a multi-chip module according to some embodiments;

FIG. 15 is an illustration of a processing system including an architecture to reduce register bank conflicts for multi-threaded execution units according to some embodiments;

FIG. 16 is an illustration of a multi-bank register array in an apparatus or system;

FIG. 17 is an illustration of a multi-bank register array in an apparatus or system providing register distribution across register banks, according to some embodiments;

FIG. 18 is an illustration of multi-bank register arrays in an apparatus or system providing register distribution across register banks, according to some embodiments;

FIG. 19 is an illustration of a pipeline with multiple register read stages, according to some embodiments;

FIG. 20 is an illustration of logical and physical SIMD instructions processed in a system or apparatus, according to some embodiment;

FIG. 21 is an illustration of swapping of operand positions for a two-source instruction, according to some embodiments;

FIG. 22 is an illustration of swapping of operand positions for a three-source instruction, according to some embodiments; and

FIG. 23 is a flowchart to illustrate a process for swapping operand positions to reduce register bank conflicts according to some embodiments.

DETAILED DESCRIPTION

Embodiments described herein are generally directed to register bank conflict reduction for multi-threaded processor execution units.

In computing operations, multi-bank register files are common structures for computation data storage in execution units (EUs) for graphical processing units (GPUs). The multi-bank structures generally include a number of banks of registers that are clubbed together, with the ports shared for reduced area requirements. The registers may include source operands for instructions, and destinations for instruction results. The register banks are commonly each coupled with an element to select a register bank for reading, such as a register file read multiplexer. In this manner, it is possible to read multiple registers, one register per port, in the same clock cycle as long as the each of the multiple registers is located in a different register bank. However, reading two or more registers that belong to the same bank results a register bank conflict that serializes the read requests in the pipeline. In GPUs, the majority of register bank conflicts result from thread internal conflicts.

Various hardware modifications may be implemented to address register bank conflicts, such as adding more register banks and ports, and buffering up data. Further, a compiler could also apply sophisticated register allocation algorithms to reduce the probability of conflicts. However, these options are costly to implement. The hardware modifications require area and power overhead and design complexity, and sophisticated register allocation in compiler often comes with the cost of higher compile time. Further, the efficiency of register allocation is reduced due to the extra impact from bank specified allocation. In some cases, the long latency memory access introduced by register spill will slow down the processing of application.

In some embodiments, an apparatus, system, or process provides for reduction of register bank conflicts through a combination of one or more of register distribution across register banks; multiple stages for reading registers in a pipeline; and provision of operand position swap for instructions.

System Overview

FIG. 1 is a block diagram of a processing system 100, according to an embodiment. In various embodiments the system 100 includes one or more processors 102 and one or more graphics processors 108, and may be a single processor desktop system, a multiprocessor workstation system, or a server system having a large number of processors 102 or processor cores 107. In one embodiment, the system 100 is a processing platform incorporated within a system-on-a-chip (SoC) integrated circuit for use in mobile, handheld, or embedded devices.

In one embodiment the system 100 can include, or be incorporated within a server-based gaming platform, a game console, including a game and media console, a mobile gaming console, a handheld game console, or an online game console. In some embodiments the system 100 is a mobile phone, smart phone, tablet computing device or mobile Internet device. The processing system 100 can also include, couple with, or be integrated within a wearable device, such as a smart watch wearable device, smart eyewear device, augmented reality device, or virtual reality device. In some embodiments, the processing system 100 is a television or set top box device having one or more processors 102 and a graphical interface generated by one or more graphics processors 108.

In some embodiments, the one or more processors 102 each include one or more processor cores 107 to process instructions which, when executed, perform operations for system and user software. In some embodiments, each of the one or more processor cores 107 is configured to process a specific instruction set 109. In some embodiments, instruction set 109 may facilitate Complex Instruction Set Computing (CISC), Reduced Instruction Set Computing (RISC), or computing via a Very Long Instruction Word (VLIW). Multiple processor cores 107 may each process a different instruction set 109, which may include instructions to facilitate the emulation of other instruction sets. Processor core 107 may also include other processing devices, such a Digital Signal Processor (DSP).

In some embodiments, the processor 102 includes cache memory 104. Depending on the architecture, the processor 102 can have a single internal cache or multiple levels of internal cache. In some embodiments, the cache memory is shared among various components of the processor 102. In some embodiments, the processor 102 also uses an external cache (e.g., a Level-3 (L3) cache or Last Level Cache (LLC)) (not shown), which may be shared among processor cores 107 using known cache coherency techniques. A register file 106 is additionally included in processor 102 which may include different types of registers for storing different types of data (e.g., integer registers, floating point registers, status registers, and an instruction pointer register). Some registers may be general-purpose registers, while other registers may be specific to the design of the processor 102.

In some embodiments, one or more processor(s) 102 are coupled with one or more interface bus(es) 110 to transmit communication signals such as address, data, or control signals between processor 102 and other components in the system 100. The interface bus 110, in one embodiment, can be a processor bus, such as a version of the Direct Media Interface (DMI) bus. However, processor busses are not limited to the DMI bus, and may include one or more Peripheral Component Interconnect buses (e.g., PCI, PCI Express), memory busses, or other types of interface busses. In one embodiment the processor(s) 102 include an integrated memory controller 116 and a platform controller hub 130. The memory controller 116 facilitates communication between a memory device and other components of the system 100, while the platform controller hub (PCH) 130 provides connections to I/O devices via a local I/O bus.

The memory device 120 can be a dynamic random-access memory (DRAM) device, a static random-access memory (SRAM) device, flash memory device, phase-change memory device, or some other memory device having suitable performance to serve as process memory. In one embodiment the memory device 120 can operate as system memory for the system 100, to store data 122 and instructions 121 for use when the one or more processors 102 executes an application or process. Memory controller 116 also couples with an optional external graphics processor 112, which may communicate with the one or more graphics processors 108 in processors 102 to perform graphics and media operations. In some embodiments a display device 111 can connect to the processor(s) 102. The display device 111 can be one or more of an internal display device, as in a mobile electronic device or a laptop device or an external display device attached via a display interface (e.g., DisplayPort, etc.). In one embodiment the display device 111 can be a head mounted display (HMD) such as a stereoscopic display device for use in virtual reality (VR) applications or augmented reality (AR) applications.

In some embodiments the platform controller hub 130 enables peripherals to connect to memory device 120 and processor 102 via a high-speed I/O bus. The I/O peripherals include, but are not limited to, an audio controller 146, a network controller 134, a firmware interface 128, a wireless transceiver 126, touch sensors 125, a data storage device 124 (e.g., hard disk drive, flash memory, etc.). The data storage device 124 can connect via a storage interface (e.g., SATA) or via a peripheral bus, such as a Peripheral Component Interconnect bus (e.g., PCI, PCI Express). The touch sensors 125 can include touch screen sensors, pressure sensors, or fingerprint sensors. The wireless transceiver 126 can be a Wi-Fi transceiver, a Bluetooth transceiver, or a mobile network transceiver such as a 3G, 4G, or Long-Term Evolution (LTE) transceiver. The firmware interface 128 enables communication with system firmware, and can be, for example, a unified extensible firmware interface (UEFI). The network controller 134 can enable a network connection to a wired network. In some embodiments, a high-performance network controller (not shown) couples with the interface bus 110. The audio controller 146, in one embodiment, is a multi-channel high definition audio controller. In one embodiment the system 100 includes an optional legacy I/O controller 140 for coupling legacy (e.g., Personal System 2 (PS/2)) devices to the system. The platform controller hub 130 can also connect to one or more Universal Serial Bus (USB) controllers 142 connect input devices, such as keyboard and mouse 143 combinations, a camera 144, or other USB input devices.

It will be appreciated that the system 100 shown is exemplary and not limiting, as other types of data processing systems that are differently configured may also be used. For example, an instance of the memory controller 116 and platform controller hub 130 may be integrated into a discreet external graphics processor, such as the external graphics processor 112. In one embodiment the platform controller hub 130 and/or memory controller 160 may be external to the one or more processor(s) 102. For example, the system 100 can include an external memory controller 116 and platform controller hub 130, which may be configured as a memory controller hub and peripheral controller hub within a system chipset that is in communication with the processor(s) 102.

FIG. 2 is a block diagram of an embodiment of a processor 200 having one or more processor cores 202A-202N, an integrated memory controller 214, and an integrated graphics processor 208. Those elements of FIG. 2 having the same reference numbers (or names) as the elements of any other figure herein can operate or function in any manner similar to that described elsewhere herein, but are not limited to such. Processor 200 can include additional cores up to and including additional core 202N represented by the dashed lined boxes. Each of processor cores 202A-202N includes one or more internal cache units 204A-204N. In some embodiments each processor core also has access to one or more shared cached units 206.

The internal cache units 204A-204N and shared cache units 206 represent a cache memory hierarchy within the processor 200. The cache memory hierarchy may include at least one level of instruction and data cache within each processor core and one or more levels of shared mid-level cache, such as a Level 2 (L2), Level 3 (L3), Level 4 (L4), or other levels of cache, where the highest level of cache before external memory is classified as the LLC. In some embodiments, cache coherency logic maintains coherency between the various cache units 206 and 204A-204N.

In some embodiments, processor 200 may also include a set of one or more bus controller units 216 and a system agent core 210. The one or more bus controller units 216 manage a set of peripheral buses, such as one or more PCI or PCI express busses. System agent core 210 provides management functionality for the various processor components. In some embodiments, system agent core 210 includes one or more integrated memory controllers 214 to manage access to various external memory devices (not shown).

In some embodiments, one or more of the processor cores 202A-202N include support for simultaneous multi-threading. In such embodiment, the system agent core 210 includes components for coordinating and operating cores 202A-202N during multi-threaded processing. System agent core 210 may additionally include a power control unit (PCU), which includes logic and components to regulate the power state of processor cores 202A-202N and graphics processor 208.

In some embodiments, processor 200 additionally includes graphics processor 208 to execute graphics processing operations. In some embodiments, the graphics processor 208 couples with the set of shared cache units 206, and the system agent core 210, including the one or more integrated memory controllers 214. In some embodiments, the system agent core 210 also includes a display controller 211 to drive graphics processor output to one or more coupled displays. In some embodiments, display controller 211 may also be a separate module coupled with the graphics processor via at least one interconnect, or may be integrated within the graphics processor 208.

In some embodiments, a ring based interconnect unit 212 is used to couple the internal components of the processor 200. However, an alternative interconnect unit may be used, such as a point-to-point interconnect, a switched interconnect, or other techniques, including techniques well known in the art. In some embodiments, graphics processor 208 couples with the ring interconnect 212 via an I/O link 213.

The exemplary I/O link 213 represents at least one of multiple varieties of I/O interconnects, including an on package I/O interconnect which facilitates communication between various processor components and a high-performance embedded memory module 218, such as an eDRAM module. In some embodiments, each of the processor cores 202A-202N and graphics processor 208 use embedded memory modules 218 as a shared Last Level Cache.

In some embodiments, processor cores 202A-202N are homogenous cores executing the same instruction set architecture. In another embodiment, processor cores 202A-202N are heterogeneous in terms of instruction set architecture (ISA), where one or more of processor cores 202A-202N execute a first instruction set, while at least one of the other cores executes a subset of the first instruction set or a different instruction set. In one embodiment processor cores 202A-202N are heterogeneous in terms of microarchitecture, where one or more cores having a relatively higher power consumption couple with one or more power cores having a lower power consumption. Additionally, processor 200 can be implemented on one or more chips or as an SoC integrated circuit having the illustrated components, in addition to other components.

FIG. 3 is a block diagram of a graphics processor 300, which may be a discrete graphics processing unit, or may be a graphics processor integrated with a plurality of processing cores. In some embodiments, the graphics processor communicates via a memory mapped I/O interface to registers on the graphics processor and with commands placed into the processor memory. In some embodiments, graphics processor 300 includes a memory interface 314 to access memory. Memory interface 314 can be an interface to local memory, one or more internal caches, one or more shared external caches, and/or to system memory.

In some embodiments, graphics processor 300 also includes a display controller 302 to drive display output data to a display device 320. Display controller 302 includes hardware for one or more overlay planes for the display and composition of multiple layers of video or user interface elements. The display device 320 can be an internal or external display device. In one embodiment the display device 320 is a head mounted display device, such as a virtual reality (VR) display device or an augmented reality (AR) display device. In some embodiments, graphics processor 300 includes a video codec engine 306 to encode, decode, or transcode media to, from, or between one or more media encoding formats, including, but not limited to Moving Picture Experts Group (MPEG) formats such as MPEG-2, Advanced Video Coding (AVC) formats such as H.264/MPEG-4 AVC, as well as the Society of Motion Picture & Television Engineers (SMPTE) 421M/VC-1, and Joint Photographic Experts Group (JPEG) formats such as JPEG, and Motion JPEG (MJPEG) formats.

In some embodiments, graphics processor 300 includes a block image transfer (BLIT) engine 304 to perform two-dimensional (2D) rasterizer operations including, for example, bit-boundary block transfers. However, in one embodiment, 2D graphics operations are performed using one or more components of graphics processing engine (GPE) 310. In some embodiments, GPE 310 is a compute engine for performing graphics operations, including three-dimensional (3D) graphics operations and media operations.

In some embodiments, GPE 310 includes a 3D pipeline 312 for performing 3D operations, such as rendering three-dimensional images and scenes using processing functions that act upon 3D primitive shapes (e.g., rectangle, triangle, etc.). The 3D pipeline 312 includes programmable and fixed function elements that perform various tasks within the element and/or spawn execution threads to a 3D/Media sub-system 315. While 3D pipeline 312 can be used to perform media operations, an embodiment of GPE 310 also includes a media pipeline 316 that is specifically used to perform media operations, such as video post-processing and image enhancement.

In some embodiments, media pipeline 316 includes fixed function or programmable logic units to perform one or more specialized media operations, such as video decode acceleration, video de-interlacing, and video encode acceleration in place of, or on behalf of video codec engine 306. In some embodiments, media pipeline 316 additionally includes a thread spawning unit to spawn threads for execution on 3D/Media sub-system 315. The spawned threads perform computations for the media operations on one or more graphics execution units included in 3D/Media sub-system 315.

In some embodiments, 3D/Media subsystem 315 includes logic for executing threads spawned by 3D pipeline 312 and media pipeline 316. In one embodiment, the pipelines send thread execution requests to 3D/Media subsystem 315, which includes thread dispatch logic for arbitrating and dispatching the various requests to available thread execution resources. The execution resources include an array of graphics execution units to process the 3D and media threads. In some embodiments, 3D/Media subsystem 315 includes one or more internal caches for thread instructions and data. In some embodiments, the subsystem also includes shared memory, including registers and addressable memory, to share data between threads and to store output data.

Graphics Processing Engine

FIG. 4 is a block diagram of a graphics processing engine 410 of a graphics processor in accordance with some embodiments. In one embodiment, the graphics processing engine (GPE) 410 is a version of the GPE 310 shown in FIG. 3. Elements of FIG. 4 having the same reference numbers (or names) as the elements of any other figure herein can operate or function in any manner similar to that described elsewhere herein, but are not limited to such. For example, the 3D pipeline 312 and media pipeline 316 of FIG. 3 are illustrated. The media pipeline 316 is optional in some embodiments of the GPE 410 and may not be explicitly included within the GPE 410. For example and in at least one embodiment, a separate media and/or image processor is coupled to the GPE 410.

In some embodiments, GPE 410 couples with or includes a command streamer 403, which provides a command stream to the 3D pipeline 312 and/or media pipelines 316. In some embodiments, command streamer 403 is coupled with memory, which can be system memory, or one or more of internal cache memory and shared cache memory. In some embodiments, command streamer 403 receives commands from the memory and sends the commands to 3D pipeline 312 and/or media pipeline 316. The commands are directives fetched from a ring buffer, which stores commands for the 3D pipeline 312 and media pipeline 316. In one embodiment, the ring buffer can additionally include batch command buffers storing batches of multiple commands. The commands for the 3D pipeline 312 can also include references to data stored in memory, such as but not limited to vertex and geometry data for the 3D pipeline 312 and/or image data and memory objects for the media pipeline 316. The 3D pipeline 312 and media pipeline 316 process the commands and data by performing operations via logic within the respective pipelines or by dispatching one or more execution threads to a graphics core array 414. In one embodiment the graphics core array 414 include one or more blocks of graphics cores (e.g., graphics core(s) 415A, graphics core(s) 415B), each block including one or more graphics cores. Each graphics core includes a set of graphics execution resources that includes general-purpose and graphics specific execution logic to perform graphics and compute operations, as well as fixed function texture processing and/or machine learning and artificial intelligence acceleration logic.

In various embodiments the 3D pipeline 312 includes fixed function and programmable logic to process one or more shader programs, such as vertex shaders, geometry shaders, pixel shaders, fragment shaders, compute shaders, or other shader programs, by processing the instructions and dispatching execution threads to the graphics core array 414. The graphics core array 414 provides a unified block of execution resources for use in processing these shader programs. Multi-purpose execution logic (e.g., execution units) within the graphics core(s) 415A-414B of the graphic core array 414 includes support for various 3D API shader languages and can execute multiple simultaneous execution threads associated with multiple shaders.

In some embodiments the graphics core array 414 also includes execution logic to perform media functions, such as video and/or image processing. In one embodiment, the execution units additionally include general-purpose logic that is programmable to perform parallel general-purpose computational operations, in addition to graphics processing operations. The general-purpose logic can perform processing operations in parallel or in conjunction with general-purpose logic within the processor core(s) 107 of FIG. 1 or core 202A-202N as in FIG. 2.

Output data generated by threads executing on the graphics core array 414 can output data to memory in a unified return buffer (URB) 418. The URB 418 can store data for multiple threads. In some embodiments the URB 418 may be used to send data between different threads executing on the graphics core array 414. In some embodiments the URB 418 may additionally be used for synchronization between threads on the graphics core array and fixed function logic within the shared function logic 420.

In some embodiments, graphics core array 414 is scalable, such that the array includes a variable number of graphics cores, each having a variable number of execution units based on the target power and performance level of GPE 410. In one embodiment the execution resources are dynamically scalable, such that execution resources may be enabled or disabled as needed.

The graphics core array 414 couples with shared function logic 420 that includes multiple resources that are shared between the graphics cores in the graphics core array. The shared functions within the shared function logic 420 are hardware logic units that provide specialized supplemental functionality to the graphics core array 414. In various embodiments, shared function logic 420 includes but is not limited to sampler 421, math 422, and inter-thread communication (ITC) 423 logic. Additionally, some embodiments implement one or more cache(s) 425 within the shared function logic 420.

A shared function is implemented where the demand for a given specialized function is insufficient for inclusion within the graphics core array 414. Instead a single instantiation of that specialized function is implemented as a stand-alone entity in the shared function logic 420 and shared among the execution resources within the graphics core array 414. The precise set of functions that are shared between the graphics core array 414 and included within the graphics core array 414 varies across embodiments. In some embodiments, specific shared functions within the shared function logic 420 that are used extensively by the graphics core array 414 may be included within shared function logic 416 within the graphics core array 414. In various embodiments, the shared function logic 416 within the graphics core array 414 can include some or all logic within the shared function logic 420. In one embodiment, all logic elements within the shared function logic 420 may be duplicated within the shared function logic 416 of the graphics core array 414. In one embodiment the shared function logic 420 is excluded in favor of the shared function logic 416 within the graphics core array 414.

FIG. 5 is a block diagram of hardware logic of a graphics processor core 500, according to some embodiments described herein. Elements of FIG. 5 having the same reference numbers (or names) as the elements of any other figure herein can operate or function in any manner similar to that described elsewhere herein, but are not limited to such. The illustrated graphics processor core 500, in some embodiments, is included within the graphics core array 414 of FIG. 4. The graphics processor core 500, sometimes referred to as a core slice, can be one or multiple graphics cores within a modular graphics processor. The graphics processor core 500 is exemplary of one graphics core slice, and a graphics processor as described herein may include multiple graphics core slices based on target power and performance envelopes. Each graphics core 500 can include a fixed function block 530 coupled with multiple sub-cores 501A-501F, also referred to as sub-slices, that include modular blocks of general-purpose and fixed function logic.

In some embodiments the fixed function block 530 includes a geometry/fixed function pipeline 536 that can be shared by all sub-cores in the graphics processor 500, for example, in lower performance and/or lower power graphics processor implementations. In various embodiments, the geometry/fixed function pipeline 536 includes a 3D fixed function pipeline (e.g., 3D pipeline 312 as in FIG. 3 and FIG. 4) a video front-end unit, a thread spawner and thread dispatcher, and a unified return buffer manager, which manages unified return buffers, such as the unified return buffer 418 of FIG. 4.

In one embodiment the fixed function block 530 also includes a graphics SoC interface 537, a graphics microcontroller 538, and a media pipeline 539. The graphics SoC interface 537 provides an interface between the graphics core 500 and other processor cores within a system on a chip integrated circuit. The graphics microcontroller 538 is a programmable sub-processor that is configurable to manage various functions of the graphics processor 500, including thread dispatch, scheduling, and pre-emption. The media pipeline 539 (e.g., media pipeline 316 of FIG. 3 and FIG. 4) includes logic to facilitate the decoding, encoding, pre-processing, and/or post-processing of multimedia data, including image and video data. The media pipeline 539 implement media operations via requests to compute or sampling logic within the sub-cores 501-501F.

In one embodiment the SoC interface 537 enables the graphics core 500 to communicate with general-purpose application processor cores (e.g., CPUs) and/or other components within an SoC, including memory hierarchy elements such as a shared last level cache memory, the system RAM, and/or embedded on-chip or on-package DRAM. The SoC interface 537 can also enable communication with fixed function devices within the SoC, such as camera imaging pipelines, and enables the use of and/or implements global memory atomics that may be shared between the graphics core 500 and CPUs within the SoC. The SoC interface 537 can also implement power management controls for the graphics core 500 and enable an interface between a clock domain of the graphic core 500 and other clock domains within the SoC. In one embodiment the SoC interface 537 enables receipt of command buffers from a command streamer and global thread dispatcher that are configured to provide commands and instructions to each of one or more graphics cores within a graphics processor. The commands and instructions can be dispatched to the media pipeline 539, when media operations are to be performed, or a geometry and fixed function pipeline (e.g., geometry and fixed function pipeline 536, geometry and fixed function pipeline 514) when graphics processing operations are to be performed.

The graphics microcontroller 538 can be configured to perform various scheduling and management tasks for the graphics core 500. In one embodiment the graphics microcontroller 538 can perform graphics and/or compute workload scheduling on the various graphics parallel engines within execution unit (EU) arrays 502A-502F, 504A-504F within the sub-cores 501A-501F. In this scheduling model, host software executing on a CPU core of an SoC including the graphics core 500 can submit workloads one of multiple graphic processor doorbells, which invokes a scheduling operation on the appropriate graphics engine. Scheduling operations include determining which workload to run next, submitting a workload to a command streamer, pre-empting existing workloads running on an engine, monitoring progress of a workload, and notifying host software when a workload is complete. In one embodiment the graphics microcontroller 538 can also facilitate low-power or idle states for the graphics core 500, providing the graphics core 500 with the ability to save and restore registers within the graphics core 500 across low-power state transitions independently from the operating system and/or graphics driver software on the system.

The graphics core 500 may have greater than or fewer than the illustrated sub-cores 501A-501F, up to N modular sub-cores. For each set of N sub-cores, the graphics core 500 can also include shared function logic 510, shared and/or cache memory 512, a geometry/fixed function pipeline 514, as well as additional fixed function logic 516 to accelerate various graphics and compute processing operations. The shared function logic 510 can include logic units associated with the shared function logic 420 of FIG. 4 (e.g., sampler, math, and/or inter-thread communication logic) that can be shared by each N sub-cores within the graphics core 500. The shared and/or cache memory 512 can be a last-level cache for the set of N sub-cores 501A-501F within the graphics core 500, and can also serve as shared memory that is accessible by multiple sub-cores. The geometry/fixed function pipeline 514 can be included instead of the geometry/fixed function pipeline 536 within the fixed function block 530 and can include the same or similar logic units.

In one embodiment the graphics core 500 includes additional fixed function logic 516 that can include various fixed function acceleration logic for use by the graphics core 500. In one embodiment the additional fixed function logic 516 includes an additional geometry pipeline for use in position only shading. In position-only shading, two geometry pipelines exist, the full geometry pipeline within the geometry/fixed function pipeline 516, 536, and a cull pipeline, which is an additional geometry pipeline which may be included within the additional fixed function logic 516. In one embodiment the cull pipeline is a trimmed down version of the full geometry pipeline. The full pipeline and the cull pipeline can execute different instances of the same application, each instance having a separate context. Position only shading can hide long cull runs of discarded triangles, enabling shading to be completed earlier in some instances. For example and in one embodiment the cull pipeline logic within the additional fixed function logic 516 can execute position shaders in parallel with the main application and generally generates critical results faster than the full pipeline, as the cull pipeline fetches and shades only the position attribute of the vertices, without performing rasterization and rendering of the pixels to the frame buffer. The cull pipeline can use the generated critical results to compute visibility information for all the triangles without regard to whether those triangles are culled. The full pipeline (which in this instance may be referred to as a replay pipeline) can consume the visibility information to skip the culled triangles to shade only the visible triangles that are finally passed to the rasterization phase.

In one embodiment the additional fixed function logic 516 can also include machine-learning acceleration logic, such as fixed function matrix multiplication logic, for implementations including optimizations for machine learning training or inferencing.

Within each graphics sub-core 501A-501F includes a set of execution resources that may be used to perform graphics, media, and compute operations in response to requests by graphics pipeline, media pipeline, or shader programs. The graphics sub-cores 501A-501F include multiple EU arrays 502A-502F, 504A-504F, thread dispatch and inter-thread communication (TD/IC) logic 503A-503F, a 3D (e.g., texture) sampler 505A-505F, a media sampler 506A-506F, a shader processor 507A-507F, and shared local memory (SLM) 508A-508F. The EU arrays 502A-502F, 504A-504F each include multiple execution units, which are general-purpose graphics processing units capable of performing floating-point and integer/fixed-point logic operations in service of a graphics, media, or compute operation, including graphics, media, or compute shader programs. The TD/IC logic 503A-503F performs local thread dispatch and thread control operations for the execution units within a sub-core and facilitate communication between threads executing on the execution units of the sub-core. The 3D sampler 505A-505F can read texture or other 3D graphics related data into memory. The 3D sampler can read texture data differently based on a configured sample state and the texture format associated with a given texture. The media sampler 506A-506F can perform similar read operations based on the type and format associated with media data. In one embodiment, each graphics sub-core 501A-501F can alternately include a unified 3D and media sampler. Threads executing on the execution units within each of the sub-cores 501A-501F can make use of shared local memory 508A-508F within each sub-core, to enable threads executing within a thread group to execute using a common pool of on-chip memory.

Execution Units

FIGS. 6A-6B illustrate thread execution logic 600 including an array of processing elements employed in a graphics processor core according to embodiments described herein. Elements of FIGS. 6A-6B having the same reference numbers (or names) as the elements of any other figure herein can operate or function in any manner similar to that described elsewhere herein, but are not limited to such. FIG. 6A illustrates an overview of thread execution logic 600, which can include a variant of the hardware logic illustrated with each sub-core 501A-501F of FIG. 5. FIG. 6B illustrates exemplary internal details of an execution unit.

As illustrated in FIG. 6A, in some embodiments thread execution logic 600 includes a shader processor 602, a thread dispatcher 604, instruction cache 606, a scalable execution unit array including a plurality of execution units 608A-608N, a sampler 610, a data cache 612, and a data port 614. In one embodiment the scalable execution unit array can dynamically scale by enabling or disabling one or more execution units (e.g., any of execution unit 608A, 608B, 608C, 608D, through 608N-1 and 608N) based on the computational requirements of a workload. In one embodiment the included components are interconnected via an interconnect fabric that links to each of the components. In some embodiments, thread execution logic 600 includes one or more connections to memory, such as system memory or cache memory, through one or more of instruction cache 606, data port 614, sampler 610, and execution units 608A-608N. In some embodiments, each execution unit (e.g. 608A) is a stand-alone programmable general-purpose computational unit that is capable of executing multiple simultaneous hardware threads while processing multiple data elements in parallel for each thread. In various embodiments, the array of execution units 608A-608N is scalable to include any number individual execution units.

In some embodiments, the execution units 608A-608N are primarily used to execute shader programs. A shader processor 602 can process the various shader programs and dispatch execution threads associated with the shader programs via a thread dispatcher 604. In one embodiment the thread dispatcher includes logic to arbitrate thread initiation requests from the graphics and media pipelines and instantiate the requested threads on one or more execution unit in the execution units 608A-608N. For example, a geometry pipeline can dispatch vertex, tessellation, or geometry shaders to the thread execution logic for processing. In some embodiments, thread dispatcher 604 can also process runtime thread spawning requests from the executing shader programs.

In some embodiments, the execution units 608A-608N support an instruction set that includes native support for many standard 3D graphics shader instructions, such that shader programs from graphics libraries (e.g., Direct 3D and OpenGL) are executed with a minimal translation. The execution units support vertex and geometry processing (e.g., vertex programs, geometry programs, vertex shaders), pixel processing (e.g., pixel shaders, fragment shaders) and general-purpose processing (e.g., compute and media shaders). Each of the execution units 608A-608N is capable of multi-issue single instruction multiple data (SIMD) execution and multi-threaded operation enables an efficient execution environment in the face of higher latency memory accesses. Each hardware thread within each execution unit has a dedicated high-bandwidth register file and associated independent thread-state. Execution is multi-issue per clock to pipelines capable of integer, single and double precision floating point operations, SIMD branch capability, logical operations, transcendental operations, and other miscellaneous operations. While waiting for data from memory or one of the shared functions, dependency logic within the execution units 608A-608N causes a waiting thread to sleep until the requested data has been returned. While the waiting thread is sleeping, hardware resources may be devoted to processing other threads. For example, during a delay associated with a vertex shader operation, an execution unit can perform operations for a pixel shader, fragment shader, or another type of shader program, including a different vertex shader.

Each execution unit in execution units 608A-608N operates on arrays of data elements. The number of data elements is the “execution size,” or the number of channels for the instruction. An execution channel is a logical unit of execution for data element access, masking, and flow control within instructions. The number of channels may be independent of the number of physical Arithmetic Logic Units (ALUs) or Floating Point Units (FPUs) for a particular graphics processor. In some embodiments, execution units 608A-608N support integer and floating-point data types.

The execution unit instruction set includes SIMD instructions. The various data elements can be stored as a packed data type in a register and the execution unit will process the various elements based on the data size of the elements. For example, when operating on a 256-bit wide vector, the 256 bits of the vector are stored in a register and the execution unit operates on the vector as four separate 64-bit packed data elements (Quad-Word (QW) size data elements), eight separate 32-bit packed data elements (Double Word (DW) size data elements), sixteen separate 16-bit packed data elements (Word (W) size data elements), or thirty-two separate 8-bit data elements (byte (B) size data elements). However, different vector widths and register sizes are possible.

In one embodiment one or more execution units can be combined into a fused execution unit 609A-609N having thread control logic (607A-607N) that is common to the fused EUs. Multiple EUs can be fused into an EU group. Each EU in the fused EU group can be configured to execute a separate SIMD hardware thread. The number of EUs in a fused EU group can vary according to embodiments. Additionally, various SIMD widths can be performed per-EU, including but not limited to SIMD8, SIMD16, and SIMD32. Each fused graphics execution unit 609A-609N includes at least two execution units. For example, fused execution unit 609A includes a first EU 608A, second EU 608B, and thread control logic 607A that is common to the first EU 608A and the second EU 608B. The thread control logic 607A controls threads executed on the fused graphics execution unit 609A, allowing each EU within the fused execution units 609A-609N to execute using a common instruction pointer register.

One or more internal instruction caches (e.g., 606) are included in the thread execution logic 600 to cache thread instructions for the execution units. In some embodiments, one or more data caches (e.g., 612) are included to cache thread data during thread execution. In some embodiments, a sampler 610 is included to provide texture sampling for 3D operations and media sampling for media operations. In some embodiments, sampler 610 includes specialized texture or media sampling functionality to process texture or media data during the sampling process before providing the sampled data to an execution unit.

During execution, the graphics and media pipelines send thread initiation requests to thread execution logic 600 via thread spawning and dispatch logic. Once a group of geometric objects has been processed and rasterized into pixel data, pixel processor logic (e.g., pixel shader logic, fragment shader logic, etc.) within the shader processor 602 is invoked to further compute output information and cause results to be written to output surfaces (e.g., color buffers, depth buffers, stencil buffers, etc.). In some embodiments, a pixel shader or fragment shader calculates the values of the various vertex attributes that are to be interpolated across the rasterized object. In some embodiments, pixel processor logic within the shader processor 602 then executes an application programming interface (API)-supplied pixel or fragment shader program. To execute the shader program, the shader processor 602 dispatches threads to an execution unit (e.g., 608A) via thread dispatcher 604. In some embodiments, shader processor 602 uses texture sampling logic in the sampler 610 to access texture data in texture maps stored in memory. Arithmetic operations on the texture data and the input geometry data compute pixel color data for each geometric fragment, or discards one or more pixels from further processing.

In some embodiments, the data port 614 provides a memory access mechanism for the thread execution logic 600 to output processed data to memory for further processing on a graphics processor output pipeline. In some embodiments, the data port 614 includes or couples to one or more cache memories (e.g., data cache 612) to cache data for memory access via the data port.

As illustrated in FIG. 6B, a graphics execution unit 608 can include an instruction fetch unit 637, a general register file array (GRF) 624, an architectural register file array (ARF) 626, a thread arbiter 622, a send unit 630, a branch unit 632, a set of SIMD floating point units (FPUs) 634, and in one embodiment a set of dedicated integer SIMD ALUs 635. The GRF 624 and ARF 626 includes the set of general register files and architecture register files associated with each simultaneous hardware thread that may be active in the graphics execution unit 608. In one embodiment, per thread architectural state is maintained in the ARF 626, while data used during thread execution is stored in the GRF 624. The execution state of each thread, including the instruction pointers for each thread, can be held in thread-specific registers in the ARF 626.

In one embodiment the graphics execution unit 608 has an architecture that is a combination of Simultaneous Multi-Threading (SMT) and fine-grained Interleaved Multi-Threading (IMT). The architecture has a modular configuration that can be fine-tuned at design time based on a target number of simultaneous threads and number of registers per execution unit, where execution unit resources are divided across logic used to execute multiple simultaneous threads.

In one embodiment, the graphics execution unit 608 can co-issue multiple instructions, which may each be different instructions. The thread arbiter 622 of the graphics execution unit thread 608 can dispatch the instructions to one of the send unit 630, branch unit 642, or SIMD FPU(s) 634 for execution. Each execution thread can access 128 general-purpose registers within the GRF 624, where each register can store 32 bytes, accessible as a SIMD 8-element vector of 32-bit data elements. In one embodiment, each execution unit thread has access to 4 Kbytes within the GRF 624, although embodiments are not so limited, and greater or fewer register resources may be provided in other embodiments. In one embodiment up to seven threads can execute simultaneously, although the number of threads per execution unit can also vary according to embodiments. In an embodiment in which seven threads may access 4 Kbytes, the GRF 624 can store a total of 28 Kbytes. Flexible addressing modes can permit registers to be addressed together to build effectively wider registers or to represent strided rectangular block data structures.

In one embodiment, memory operations, sampler operations, and other longer-latency system communications are dispatched via “send” instructions that are executed by the message passing send unit 630. In one embodiment, branch instructions are dispatched to a dedicated branch unit 632 to facilitate SIMD divergence and eventual convergence.

In one embodiment the graphics execution unit 608 includes one or more SIMD floating point units (FPU(s)) 634 to perform floating-point operations. In one embodiment, the FPU(s) 634 also support integer computation. In one embodiment the FPU(s) 634 can SIMD execute up to M number of 32-bit floating-point (or integer) operations, or SIMD execute up to 2M 16-bit integer or 16-bit floating-point operations. In one embodiment, at least one of the FPU(s) provides extended math capability to support high-throughput transcendental math functions and double precision 64-bit floating-point. In some embodiments, a set of 8-bit integer SIMD ALUs 635 are also present, and may be specifically optimized to perform operations associated with machine learning computations.

In one embodiment, arrays of multiple instances of the graphics execution unit 608 can be instantiated in a graphics sub-core grouping (e.g., a sub-slice). For scalability, product architects can choose the exact number of execution units per sub-core grouping. In one embodiment the execution unit 608 can execute instructions across a plurality of execution channels. In a further embodiment, each thread executed on the graphics execution unit 608 is executed on a different channel.

FIG. 7 is a block diagram illustrating graphics processor instruction formats 700 according to some embodiments. In one or more embodiment, the graphics processor execution units support an instruction set having instructions in multiple formats. The solid lined boxes illustrate the components that are generally included in an execution unit instruction, while the dashed lines include components that are optional or that are only included in a sub-set of the instructions. In some embodiments, instruction format 700 described and illustrated are macro-instructions, in that they are instructions supplied to the execution unit, as opposed to micro-operations resulting from instruction decode once the instruction is processed.

In some embodiments, the graphics processor execution units natively support instructions in a 128-bit instruction format 710. A 64-bit compacted instruction format 730 is available for some instructions based on the selected instruction, instruction options, and number of operands. The native 128-bit instruction format 710 provides access to all instruction options, while some options and operations are restricted in the 64-bit format 730. The native instructions available in the 64-bit format 730 vary by embodiment. In some embodiments, the instruction is compacted in part using a set of index values in an index field 713. The execution unit hardware references a set of compaction tables based on the index values and uses the compaction table outputs to reconstruct a native instruction in the 128-bit instruction format 710.

For each format, instruction opcode 712 defines the operation that the execution unit is to perform. The execution units execute each instruction in parallel across the multiple data elements of each operand. For example, in response to an add instruction the execution unit performs a simultaneous add operation across each color channel representing a texture element or picture element. By default, the execution unit performs each instruction across all data channels of the operands. In some embodiments, instruction control field 714 enables control over certain execution options, such as channels selection (e.g., predication) and data channel order (e.g., swizzle). For instructions in the 128-bit instruction format 710 an exec-size field 716 limits the number of data channels that will be executed in parallel. In some embodiments, exec-size field 716 is not available for use in the 64-bit compact instruction format 730.

Some execution unit instructions have up to three operands including two source operands, src0 720, src1 722, and one destination 718. In some embodiments, the execution units support dual destination instructions, where one of the destinations is implied. Data manipulation instructions can have a third source operand (e.g., SRC2 724), where the instruction opcode 712 determines the number of source operands. An instruction's last source operand can be an immediate (e.g., hard-coded) value passed with the instruction.

In some embodiments, the 128-bit instruction format 710 includes an access/address mode field 726 specifying, for example, whether direct register addressing mode or indirect register addressing mode is used. When direct register addressing mode is used, the register address of one or more operands is directly provided by bits in the instruction.

In some embodiments, the 128-bit instruction format 710 includes an access/address mode field 726, which specifies an address mode and/or an access mode for the instruction. In one embodiment the access mode is used to define a data access alignment for the instruction. Some embodiments support access modes including a 16-byte aligned access mode and a 1-byte aligned access mode, where the byte alignment of the access mode determines the access alignment of the instruction operands. For example, when in a first mode, the instruction may use byte-aligned addressing for source and destination operands and when in a second mode, the instruction may use 16-byte-aligned addressing for all source and destination operands.

In one embodiment, the address mode portion of the access/address mode field 726 determines whether the instruction is to use direct or indirect addressing. When direct register addressing mode is used bits in the instruction directly provide the register address of one or more operands. When indirect register addressing mode is used, the register address of one or more operands may be computed based on an address register value and an address immediate field in the instruction.

In some embodiments instructions are grouped based on opcode 712 bit-fields to simplify Opcode decode 740. For an 8-bit opcode, bits 4, 5, and 6 allow the execution unit to determine the type of opcode. The precise opcode grouping shown is merely an example. In some embodiments, a move and logic opcode group 742 includes data movement and logic instructions (e.g., move (mov), compare (cmp)). In some embodiments, move and logic group 742 shares the five most significant bits (MSB), where move (mov) instructions are in the form of 0000xxxxb and logic instructions are in the form of 0001xxxxb. A flow control instruction group 744 (e.g., call, jump (jmp)) includes instructions in the form of 0010xxxxb (e.g., 0x20). A miscellaneous instruction group 746 includes a mix of instructions, including synchronization instructions (e.g., wait, send) in the form of 0011xxxxb (e.g., 0x30). A parallel math instruction group 748 includes component-wise arithmetic instructions (e.g., add, multiply (mul)) in the form of 0100xxxxb (e.g., 0x40). The parallel math group 748 performs the arithmetic operations in parallel across data channels. The vector math group 750 includes arithmetic instructions (e.g., dp4) in the form of 0101xxxxb (e.g., 0x50). The vector math group performs arithmetic such as dot product calculations on vector operands.

Graphics Pipeline

FIG. 8 is a block diagram of another embodiment of a graphics processor 800. Elements of FIG. 8 having the same reference numbers (or names) as the elements of any other figure herein can operate or function in any manner similar to that described elsewhere herein, but are not limited to such.

In some embodiments, graphics processor 800 includes a geometry pipeline 820, a media pipeline 830, a display engine 840, thread execution logic 850, and a render output pipeline 870. In some embodiments, graphics processor 800 is a graphics processor within a multi-core processing system that includes one or more general-purpose processing cores. The graphics processor is controlled by register writes to one or more control registers (not shown) or via commands issued to graphics processor 800 via a ring interconnect 802. In some embodiments, ring interconnect 802 couples graphics processor 800 to other processing components, such as other graphics processors or general-purpose processors. Commands from ring interconnect 802 are interpreted by a command streamer 803, which supplies instructions to individual components of the geometry pipeline 820 or the media pipeline 830.

In some embodiments, command streamer 803 directs the operation of a vertex fetcher 805 that reads vertex data from memory and executes vertex-processing commands provided by command streamer 803. In some embodiments, vertex fetcher 805 provides vertex data to a vertex shader 807, which performs coordinate space transformation and lighting operations to each vertex. In some embodiments, vertex fetcher 805 and vertex shader 807 execute vertex-processing instructions by dispatching execution threads to execution units 852A-852B via a thread dispatcher 831.

In some embodiments, execution units 852A-852B are an array of vector processors having an instruction set for performing graphics and media operations. In some embodiments, execution units 852A-852B have an attached L1 cache 851 that is specific for each array or shared between the arrays. The cache can be configured as a data cache, an instruction cache, or a single cache that is partitioned to contain data and instructions in different partitions.

In some embodiments, geometry pipeline 820 includes tessellation components to perform hardware-accelerated tessellation of 3D objects. In some embodiments, a programmable hull shader 811 configures the tessellation operations. A programmable domain shader 817 provides back-end evaluation of tessellation output. A tessellator 813 operates at the direction of hull shader 811 and contains special purpose logic to generate a set of detailed geometric objects based on a coarse geometric model that is provided as input to geometry pipeline 820. In some embodiments, if tessellation is not used, tessellation components (e.g., hull shader 811, tessellator 813, and domain shader 817) can be bypassed.

In some embodiments, complete geometric objects can be processed by a geometry shader 819 via one or more threads dispatched to execution units 852A-852B, or can proceed directly to the clipper 829. In some embodiments, the geometry shader operates on entire geometric objects, rather than vertices or patches of vertices as in previous stages of the graphics pipeline. If the tessellation is disabled the geometry shader 819 receives input from the vertex shader 807. In some embodiments, geometry shader 819 is programmable by a geometry shader program to perform geometry tessellation if the tessellation units are disabled.

Before rasterization, a clipper 829 processes vertex data. The clipper 829 may be a fixed function clipper or a programmable clipper having clipping and geometry shader functions. In some embodiments, a rasterizer and depth test component 873 in the render output pipeline 870 dispatches pixel shaders to convert the geometric objects into per pixel representations. In some embodiments, pixel shader logic is included in thread execution logic 850. In some embodiments, an application can bypass the rasterizer and depth test component 873 and access un-rasterized vertex data via a stream out unit 823.

The graphics processor 800 has an interconnect bus, interconnect fabric, or some other interconnect mechanism that allows data and message passing amongst the major components of the processor. In some embodiments, execution units 852A-852B and associated logic units (e.g., L1 cache 851, sampler 854, texture cache 858, etc.) interconnect via a data port 856 to perform memory access and communicate with render output pipeline components of the processor. In some embodiments, sampler 854, caches 851, 858 and execution units 852A-852B each have separate memory access paths. In one embodiment the texture cache 858 can also be configured as a sampler cache.

In some embodiments, render output pipeline 870 contains a rasterizer and depth test component 873 that converts vertex-based objects into an associated pixel-based representation. In some embodiments, the rasterizer logic includes a windower/masker unit to perform fixed function triangle and line rasterization. An associated render cache 878 and depth cache 879 are also available in some embodiments. A pixel operations component 877 performs pixel-based operations on the data, though in some instances, pixel operations associated with 2D operations (e.g. bit block image transfers with blending) are performed by the 2D engine 841, or substituted at display time by the display controller 843 using overlay display planes. In some embodiments, a shared L3 cache 875 is available to all graphics components, allowing the sharing of data without the use of main system memory.

In some embodiments, graphics processor media pipeline 830 includes a media engine 837 and a video front-end 834. In some embodiments, video front-end 834 receives pipeline commands from the command streamer 803. In some embodiments, media pipeline 830 includes a separate command streamer. In some embodiments, video front-end 834 processes media commands before sending the command to the media engine 837. In some embodiments, media engine 837 includes thread spawning functionality to spawn threads for dispatch to thread execution logic 850 via thread dispatcher 831.

In some embodiments, graphics processor 800 includes a display engine 840. In some embodiments, display engine 840 is external to processor 800 and couples with the graphics processor via the ring interconnect 802, or some other interconnect bus or fabric. In some embodiments, display engine 840 includes a 2D engine 841 and a display controller 843. In some embodiments, display engine 840 contains special purpose logic capable of operating independently of the 3D pipeline. In some embodiments, display controller 843 couples with a display device (not shown), which may be a system integrated display device, as in a laptop computer, or an external display device attached via a display device connector.

In some embodiments, the geometry pipeline 820 and media pipeline 830 are configurable to perform operations based on multiple graphics and media programming interfaces and are not specific to any one application programming interface (API). In some embodiments, driver software for the graphics processor translates API calls that are specific to a particular graphics or media library into commands that can be processed by the graphics processor. In some embodiments, support is provided for the Open Graphics Library (OpenGL), Open Computing Language (OpenCL), and/or Vulkan graphics and compute API, all from the Khronos Group. In some embodiments, support may also be provided for the Direct3D library from the Microsoft Corporation. In some embodiments, a combination of these libraries may be supported. Support may also be provided for the Open Source Computer Vision Library (OpenCV). A future API with a compatible 3D pipeline would also be supported if a mapping can be made from the pipeline of the future API to the pipeline of the graphics processor.

Graphics Pipeline Programming

FIG. 9A is a block diagram illustrating a graphics processor command format 900 according to some embodiments. FIG. 9B is a block diagram illustrating a graphics processor command sequence 910 according to an embodiment. The solid lined boxes in FIG. 9A illustrate the components that are generally included in a graphics command while the dashed lines include components that are optional or that are only included in a sub-set of the graphics commands. The exemplary graphics processor command format 900 of FIG. 9A includes data fields to identify a client 902, a command operation code (opcode) 904, and data 906 for the command. A sub-opcode 905 and a command size 908 are also included in some commands.

In some embodiments, client 902 specifies the client unit of the graphics device that processes the command data. In some embodiments, a graphics processor command parser examines the client field of each command to condition the further processing of the command and route the command data to the appropriate client unit. In some embodiments, the graphics processor client units include a memory interface unit, a render unit, a 2D unit, a 3D unit, and a media unit. Each client unit has a corresponding processing pipeline that processes the commands. Once the command is received by the client unit, the client unit reads the opcode 904 and, if present, sub-opcode 905 to determine the operation to perform. The client unit performs the command using information in data field 906. For some commands an explicit command size 908 is expected to specify the size of the command. In some embodiments, the command parser automatically determines the size of at least some of the commands based on the command opcode. In some embodiments commands are aligned via multiples of a double word.

The flow diagram in FIG. 9B illustrates an exemplary graphics processor command sequence 910. In some embodiments, software or firmware of a data processing system that features an embodiment of a graphics processor uses a version of the command sequence shown to set up, execute, and terminate a set of graphics operations. A sample command sequence is shown and described for purposes of example only as embodiments are not limited to these specific commands or to this command sequence. Moreover, the commands may be issued as batch of commands in a command sequence, such that the graphics processor will process the sequence of commands in at least partially concurrence.

In some embodiments, the graphics processor command sequence 910 may begin with a pipeline flush command 912 to cause any active graphics pipeline to complete the currently pending commands for the pipeline. In some embodiments, the 3D pipeline 922 and the media pipeline 924 do not operate concurrently. The pipeline flush is performed to cause the active graphics pipeline to complete any pending commands. In response to a pipeline flush, the command parser for the graphics processor will pause command processing until the active drawing engines complete pending operations and the relevant read caches are invalidated. Optionally, any data in the render cache that is marked ‘dirty’ can be flushed to memory. In some embodiments, pipeline flush command 912 can be used for pipeline synchronization or before placing the graphics processor into a low power state.

In some embodiments, a pipeline select command 913 is used when a command sequence requires the graphics processor to explicitly switch between pipelines. In some embodiments, a pipeline select command 913 is required only once within an execution context before issuing pipeline commands unless the context is to issue commands for both pipelines. In some embodiments, a pipeline flush command 912 is required immediately before a pipeline switch via the pipeline select command 913.

In some embodiments, a pipeline control command 914 configures a graphics pipeline for operation and is used to program the 3D pipeline 922 and the media pipeline 924. In some embodiments, pipeline control command 914 configures the pipeline state for the active pipeline. In one embodiment, the pipeline control command 914 is used for pipeline synchronization and to clear data from one or more cache memories within the active pipeline before processing a batch of commands.

In some embodiments, return buffer state commands 916 are used to configure a set of return buffers for the respective pipelines to write data. Some pipeline operations require the allocation, selection, or configuration of one or more return buffers into which the operations write intermediate data during processing. In some embodiments, the graphics processor also uses one or more return buffers to store output data and to perform cross thread communication. In some embodiments, the return buffer state 916 includes selecting the size and number of return buffers to use for a set of pipeline operations.

The remaining commands in the command sequence differ based on the active pipeline for operations. Based on a pipeline determination 920, the command sequence is tailored to the 3D pipeline 922 beginning with the 3D pipeline state 930 or the media pipeline 924 beginning at the media pipeline state 940.

The commands to configure the 3D pipeline state 930 include 3D state setting commands for vertex buffer state, vertex element state, constant color state, depth buffer state, and other state variables that are to be configured before 3D primitive commands are processed. The values of these commands are determined at least in part based on the particular 3D API in use. In some embodiments, 3D pipeline state 930 commands are also able to selectively disable or bypass certain pipeline elements if those elements will not be used.

In some embodiments, 3D primitive 932 command is used to submit 3D primitives to be processed by the 3D pipeline. Commands and associated parameters that are passed to the graphics processor via the 3D primitive 932 command are forwarded to the vertex fetch function in the graphics pipeline. The vertex fetch function uses the 3D primitive 932 command data to generate vertex data structures. The vertex data structures are stored in one or more return buffers. In some embodiments, 3D primitive 932 command is used to perform vertex operations on 3D primitives via vertex shaders. To process vertex shaders, 3D pipeline 922 dispatches shader execution threads to graphics processor execution units.

In some embodiments, 3D pipeline 922 is triggered via an execute 934 command or event. In some embodiments, a register write triggers command execution. In some embodiments execution is triggered via a ‘go’ or ‘kick’ command in the command sequence. In one embodiment, command execution is triggered using a pipeline synchronization command to flush the command sequence through the graphics pipeline. The 3D pipeline will perform geometry processing for the 3D primitives. Once operations are complete, the resulting geometric objects are rasterized and the pixel engine colors the resulting pixels. Additional commands to control pixel shading and pixel back end operations may also be included for those operations.

In some embodiments, the graphics processor command sequence 910 follows the media pipeline 924 path when performing media operations. In general, the specific use and manner of programming for the media pipeline 924 depends on the media or compute operations to be performed. Specific media decode operations may be offloaded to the media pipeline during media decode. In some embodiments, the media pipeline can also be bypassed and media decode can be performed in whole or in part using resources provided by one or more general-purpose processing cores. In one embodiment, the media pipeline also includes elements for general-purpose graphics processor unit (GPGPU) operations, where the graphics processor is used to perform SIMD vector operations using computational shader programs that are not explicitly related to the rendering of graphics primitives.

In some embodiments, media pipeline 924 is configured in a similar manner as the 3D pipeline 922. A set of commands to configure the media pipeline state 940 are dispatched or placed into a command queue before the media object commands 942. In some embodiments, commands for the media pipeline state 940 include data to configure the media pipeline elements that will be used to process the media objects. This includes data to configure the video decode and video encode logic within the media pipeline, such as encode or decode format. In some embodiments, commands for the media pipeline state 940 also support the use of one or more pointers to “indirect” state elements that contain a batch of state settings.

In some embodiments, media object commands 942 supply pointers to media objects for processing by the media pipeline. The media objects include memory buffers containing video data to be processed. In some embodiments, all media pipeline states must be valid before issuing a media object command 942. Once the pipeline state is configured and media object commands 942 are queued, the media pipeline 924 is triggered via an execute command 944 or an equivalent execute event (e.g., register write). Output from media pipeline 924 may then be post processed by operations provided by the 3D pipeline 922 or the media pipeline 924. In some embodiments, GPGPU operations are configured and executed in a similar manner as media operations.

Graphics Software Architecture

FIG. 10 illustrates exemplary graphics software architecture for a data processing system 1000 according to some embodiments. In some embodiments, software architecture includes a 3D graphics application 1010, an operating system 1020, and at least one processor 1030. In some embodiments, processor 1030 includes a graphics processor 1032 and one or more general-purpose processor core(s) 1034. The graphics application 1010 and operating system 1020 each execute in the system memory 1050 of the data processing system.

In some embodiments, 3D graphics application 1010 contains one or more shader programs including shader instructions 1012. The shader language instructions may be in a high-level shader language, such as the High Level Shader Language (HLSL) or the OpenGL Shader Language (GLSL). The application also includes executable instructions 1014 in a machine language suitable for execution by the general-purpose processor core 1034. The application also includes graphics objects 1016 defined by vertex data.

In some embodiments, operating system 1020 is a Microsoft® Windows® operating system from the Microsoft Corporation, a proprietary UNIX-like operating system, or an open source UNIX-like operating system using a variant of the Linux kernel. The operating system 1020 can support a graphics API 1022 such as the Direct3D API, the OpenGL API, or the Vulkan API. When the Direct3D API is in use, the operating system 1020 uses a front-end shader compiler 1024 to compile any shader instructions 1012 in HLSL into a lower-level shader language. The compilation may be a just-in-time (JIT) compilation or the application can perform shader pre-compilation. In some embodiments, high-level shaders are compiled into low-level shaders during the compilation of the 3D graphics application 1010. In some embodiments, the shader instructions 1012 are provided in an intermediate form, such as a version of the Standard Portable Intermediate Representation (SPIR) used by the Vulkan API.

In some embodiments, user mode graphics driver 1026 contains a back-end shader compiler 1027 to convert the shader instructions 1012 into a hardware specific representation. When the OpenGL API is in use, shader instructions 1012 in the GLSL high-level language are passed to a user mode graphics driver 1026 for compilation. In some embodiments, user mode graphics driver 1026 uses operating system kernel mode functions 1028 to communicate with a kernel mode graphics driver 1029. In some embodiments, kernel mode graphics driver 1029 communicates with graphics processor 1032 to dispatch commands and instructions.

IP Core Implementations

One or more aspects of at least one embodiment may be implemented by representative code stored on a machine-readable medium which represents and/or defines logic within an integrated circuit such as a processor. For example, the machine-readable medium may include instructions which represent various logic within the processor. When read by a machine, the instructions may cause the machine to fabricate the logic to perform the techniques described herein. Such representations, known as “IP cores,” are reusable units of logic for an integrated circuit that may be stored on a tangible, machine-readable medium as a hardware model that describes the structure of the integrated circuit. The hardware model may be supplied to various customers or manufacturing facilities, which load the hardware model on fabrication machines that manufacture the integrated circuit. The integrated circuit may be fabricated such that the circuit performs operations described in association with any of the embodiments described herein.

FIG. 11A is a block diagram illustrating an IP core development system 1100 that may be used to manufacture an integrated circuit to perform operations according to an embodiment. The IP core development system 1100 may be used to generate modular, re-usable designs that can be incorporated into a larger design or used to construct an entire integrated circuit (e.g., an SOC integrated circuit). A design facility 1130 can generate a software simulation 1110 of an IP core design in a high-level programming language (e.g., C/C++). The software simulation 1110 can be used to design, test, and verify the behavior of the IP core using a simulation model 1112. The simulation model 1112 may include functional, behavioral, and/or timing simulations. A register transfer level (RTL) design 1115 can then be created or synthesized from the simulation model 1112. The RTL design 1115 is an abstraction of the behavior of the integrated circuit that models the flow of digital signals between hardware registers, including the associated logic performed using the modeled digital signals. In addition to an RTL design 1115, lower-level designs at the logic level or transistor level may also be created, designed, or synthesized. Thus, the particular details of the initial design and simulation may vary.

The RTL design 1115 or equivalent may be further synthesized by the design facility into a hardware model 1120, which may be in a hardware description language (HDL), or some other representation of physical design data. The HDL may be further simulated or tested to verify the IP core design. The IP core design can be stored for delivery to a 3rd party fabrication facility 1165 using non-volatile memory 1140 (e.g., hard disk, flash memory, or any non-volatile storage medium). Alternatively, the IP core design may be transmitted (e.g., via the Internet) over a wired connection 1150 or wireless connection 1160. The fabrication facility 1165 may then fabricate an integrated circuit that is based at least in part on the IP core design. The fabricated integrated circuit can be configured to perform operations in accordance with at least one embodiment described herein.

FIG. 11B illustrates a cross-section side view of an integrated circuit package assembly 1170, according to some embodiments described herein. The integrated circuit package assembly 1170 illustrates an implementation of one or more processor or accelerator devices as described herein. The package assembly 1170 includes multiple units of hardware logic 1172, 1174 connected to a substrate 1180. The logic 1172, 1174 may be implemented at least partly in configurable logic or fixed-functionality logic hardware, and can include one or more portions of any of the processor core(s), graphics processor(s), or other accelerator devices described herein. Each unit of logic 1172, 1174 can be implemented within a semiconductor die and coupled with the substrate 1180 via an interconnect structure 1173. The interconnect structure 1173 may be configured to route electrical signals between the logic 1172, 1174 and the substrate 1180, and can include interconnects such as, but not limited to bumps or pillars. In some embodiments, the interconnect structure 1173 may be configured to route electrical signals such as, for example, input/output (I/O) signals and/or power or ground signals associated with the operation of the logic 1172, 1174. In some embodiments, the substrate 1180 is an epoxy-based laminate substrate. The package substrate 1180 may include other suitable types of substrates in other embodiments. The package assembly 1170 can be connected to other electrical devices via a package interconnect 1183. The package interconnect 1183 may be coupled to a surface of the substrate 1180 to route electrical signals to other electrical devices, such as a motherboard, other chipset, or multi-chip module.

In some embodiments, the units of logic 1172, 1174 are electrically coupled with a bridge 1182 that is configured to route electrical signals between the logic 1172, 1174. The bridge 1182 may be a dense interconnect structure that provides a route for electrical signals. The bridge 1182 may include a bridge substrate composed of glass or a suitable semiconductor material. Electrical routing features can be formed on the bridge substrate to provide a chip-to-chip connection between the logic 1172, 1174.

Although two units of logic 1172, 1174 and a bridge 1182 are illustrated, embodiments described herein may include more or fewer logic units on one or more dies. The one or more dies may be connected by zero or more bridges, as the bridge 1182 may be excluded when the logic is included on a single die. Alternatively, multiple dies or units of logic can be connected by one or more bridges. Additionally, multiple logic units, dies, and bridges can be connected together in other possible configurations, including three-dimensional configurations.

Exemplary System on a Chip Integrated Circuit

FIGS. 12-14 illustrate exemplary integrated circuits and associated graphics processors that may be fabricated using one or more IP cores, according to various embodiments described herein. In addition to what is illustrated, other logic and circuits may be included, including additional graphics processors/cores, peripheral interface controllers, or general-purpose processor cores.

FIG. 12 is a block diagram illustrating an exemplary system on a chip integrated circuit 1200 that may be fabricated using one or more IP cores, according to an embodiment. Exemplary integrated circuit 1200 includes one or more application processor(s) 1205 (e.g., CPUs), at least one graphics processor 1210, and may additionally include an image processor 1215 and/or a video processor 1220, any of which may be a modular IP core from the same or multiple different design facilities. Integrated circuit 1200 includes peripheral or bus logic including a USB controller 1225, UART controller 1230, an SPI/SDIO controller 1235, and an I2S/I2C controller 1240. Additionally, the integrated circuit can include a display device 1245 coupled to one or more of a high-definition multimedia interface (HDMI) controller 1250 and a mobile industry processor interface (MIPI) display interface 1255. Storage may be provided by a flash memory subsystem 1260 including flash memory and a flash memory controller. Memory interface may be provided via a memory controller 1265 for access to SDRAM or SRAM memory devices. Some integrated circuits additionally include an embedded security engine 1270.

FIGS. 13A-13B are block diagrams illustrating exemplary graphics processors for use within an SoC, according to embodiments described herein. FIG. 13A illustrates an exemplary graphics processor 1310 of a system on a chip integrated circuit that may be fabricated using one or more IP cores, according to an embodiment. FIG. 13B illustrates an additional exemplary graphics processor 1340 of a system on a chip integrated circuit that may be fabricated using one or more IP cores, according to an embodiment. Graphics processor 1310 of FIG. 13A is an example of a low power graphics processor core. Graphics processor 1340 of FIG. 13B is an example of a higher performance graphics processor core. Each of the graphics processors 1310, 1340 can be variants of the graphics processor 1210 of FIG. 12.

As shown in FIG. 13A, graphics processor 1310 includes a vertex processor 1305 and one or more fragment processor(s) 1315A-1315N (e.g., 1315A, 1315B, 1315C, 1315D, through 1315N-1, and 1315N). Graphics processor 1310 can execute different shader programs via separate logic, such that the vertex processor 1305 is optimized to execute operations for vertex shader programs, while the one or more fragment processor(s) 1315A-1315N execute fragment (e.g., pixel) shading operations for fragment or pixel shader programs. The vertex processor 1305 performs the vertex processing stage of the 3D graphics pipeline and generates primitives and vertex data. The fragment processor(s) 1315A-1315N use the primitive and vertex data generated by the vertex processor 1305 to produce a framebuffer that is displayed on a display device. In one embodiment, the fragment processor(s) 1315A-1315N are optimized to execute fragment shader programs as provided for in the OpenGL API, which may be used to perform similar operations as a pixel shader program as provided for in the Direct 3D API.

Graphics processor 1310 additionally includes one or more memory management units (MMUs) 1320A-1320B, cache(s) 1325A-1325B, and circuit interconnect(s) 1330A-1330B. The one or more MMU(s) 1320A-1320B provide for virtual to physical address mapping for the graphics processor 1310, including for the vertex processor 1305 and/or fragment processor(s) 1315A-1315N, which may reference vertex or image/texture data stored in memory, in addition to vertex or image/texture data stored in the one or more cache(s) 1325A-1325B. In one embodiment the one or more MMU(s) 1320A-1320B may be synchronized with other MMUs within the system, including one or more MMUs associated with the one or more application processor(s) 1205, image processor 1215, and/or video processor 1220 of FIG. 12, such that each processor 1205-1220 can participate in a shared or unified virtual memory system. The one or more circuit interconnect(s) 1330A-1330B enable graphics processor 1310 to interface with other IP cores within the SoC, either via an internal bus of the SoC or via a direct connection, according to embodiments.

As shown FIG. 13B, graphics processor 1340 includes the one or more MMU(s) 1320A-1320B, caches 1325A-1325B, and circuit interconnects 1330A-1330B of the graphics processor 1310 of FIG. 13A. Graphics processor 1340 includes one or more shader core(s) 1355A-1355N (e.g., 1455A, 1355B, 1355C, 1355D, 1355E, 1355F, through 1355N-1, and 1355N), which provides for a unified shader core architecture in which a single core or type or core can execute all types of programmable shader code, including shader program code to implement vertex shaders, fragment shaders, and/or compute shaders. The exact number of shader cores present can vary among embodiments and implementations. Additionally, graphics processor 1340 includes an inter-core task manager 1345, which acts as a thread dispatcher to dispatch execution threads to one or more shader cores 1355A-1355N and a tiling unit 1358 to accelerate tiling operations for tile-based rendering, in which rendering operations for a scene are subdivided in image space, for example to exploit local spatial coherence within a scene or to optimize use of internal caches.

FIGS. 14A-14B illustrate additional exemplary graphics processor logic according to embodiments described herein. FIG. 14A illustrates a graphics core 1400 that may be included within the graphics processor 1210 of FIG. 12, and may be a unified shader core 1355A-1355N as in FIG. 13B. FIG. 14B illustrates a highly-parallel general-purpose graphics processing unit 1430 suitable for deployment on a multi-chip module.

As shown in FIG. 14A, the graphics core 1400 includes a shared instruction cache 1402, a texture unit 1418, and a cache/shared memory 1420 that are common to the execution resources within the graphics core 1400. The graphics core 1400 can include multiple slices 1401A-1401N or partition for each core, and a graphics processor can include multiple instances of the graphics core 1400. The slices 1401A-1401N can include support logic including a local instruction cache 1404A-1404N, a thread scheduler 1406A-1406N, a thread dispatcher 1408A-1408N, and a set of registers 1410A. To perform logic operations, the slices 1401A-1401N can include a set of additional function units (AFUs 1412A-1412N), floating-point units (FPU 1414A-1414N), integer arithmetic logic units (ALUs 1416-1416N), address computational units (ACU 1413A-1413N), double-precision floating-point units (DPFPU 1415A-1415N), and matrix processing units (MPU 1417A-1417N).

Some of the computational units operate at a specific precision. For example, the FPUs 1414A-1414N can perform single-precision (32-bit) and half-precision (16-bit) floating point operations, while the DPFPUs 1415A-1415N perform double precision (64-bit) floating point operations. The ALUs 1416A-1416N can perform variable precision integer operations at 8-bit, 16-bit, and 32-bit precision, and can be configured for mixed precision operations. The MPUs 1417A-1417N can also be configured for mixed precision matrix operations, including half-precision floating point and 8-bit integer operations. The MPUs 1417-1417N can perform a variety of matrix operations to accelerate machine learning application frameworks, including enabling support for accelerated general matrix to matrix multiplication (GEMM). The AFUs 1412A-1412N can perform additional logic operations not supported by the floating-point or integer units, including trigonometric operations (e.g., Sine, Cosine, etc.).

As shown in FIG. 14B, a general-purpose processing unit (GPGPU) 1430 can be configured to enable highly-parallel compute operations to be performed by an array of graphics processing units. Additionally, the GPGPU 1430 can be linked directly to other instances of the GPGPU to create a multi-GPU cluster to improve training speed for particularly deep neural networks. The GPGPU 1430 includes a host interface 1432 to enable a connection with a host processor. In one embodiment the host interface 1432 is a PCI Express interface. However, the host interface can also be a vendor specific communications interface or communications fabric. The GPGPU 1430 receives commands from the host processor and uses a global scheduler 1434 to distribute execution threads associated with those commands to a set of compute clusters 1436A-1436H. The compute clusters 1436A-1436H share a cache memory 1438. The cache memory 1438 can serve as a higher-level cache for cache memories within the compute clusters 1436A-1436H.

The GPGPU 1430 includes memory 1434A-1434B coupled with the compute clusters 1436A-1436H via a set of memory controllers 1442A-1442B. In various embodiments, the memory 1434A-1434B can include various types of memory devices including dynamic random-access memory (DRAM) or graphics random access memory, such as synchronous graphics random access memory (SGRAM), including graphics double data rate (GDDR) memory.

In one embodiment the compute clusters 1436A-1436H each include a set of graphics cores, such as the graphics core 1400 of FIG. 14A, which can include multiple types of integer and floating-point logic units that can perform computational operations at a range of precisions including suited for machine learning computations. For example and in one embodiment at least a subset of the floating-point units in each of the compute clusters 1436A-1436H can be configured to perform 16-bit or 32-bit floating point operations, while a different subset of the floating-point units can be configured to perform 64-bit floating point operations.

Multiple instances of the GPGPU 1430 can be configured to operate as a compute cluster. The communication mechanism used by the compute cluster for synchronization and data exchange varies across embodiments. In one embodiment the multiple instances of the GPGPU 1430 communicate over the host interface 1432. In one embodiment the GPGPU 1430 includes an I/O hub 1439 that couples the GPGPU 1430 with a GPU link 1440 that enables a direct connection to other instances of the GPGPU. In one embodiment the GPU link 1440 is coupled to a dedicated GPU-to-GPU bridge that enables communication and synchronization between multiple instances of the GPGPU 1430. In one embodiment the GPU link 1440 couples with a high-speed interconnect to transmit and receive data to other GPGPUs or parallel processors. In one embodiment the multiple instances of the GPGPU 1430 are located in separate data processing systems and communicate via a network device that is accessible via the host interface 1432. In one embodiment the GPU link 1440 can be configured to enable a connection to a host processor in addition to or as an alternative to the host interface 1432.

While the illustrated configuration of the GPGPU 1430 can be configured to train neural networks, one embodiment provides alternate configuration of the GPGPU 1430 that can be configured for deployment within a high performance or low power inferencing platform. In an inferencing configuration the GPGPU 1430 includes fewer of the compute clusters 1436A-1436H relative to the training configuration. Additionally, the memory technology associated with the memory 1434A-1434B may differ between inferencing and training configurations, with higher bandwidth memory technologies devoted to training configurations. In one embodiment the inferencing configuration of the GPGPU 1430 can support inferencing specific instructions. For example, an inferencing configuration can provide support for one or more 8-bit integer dot product instructions, which are commonly used during inferencing operations for deployed neural networks.

Register Bank Conflict Reduction for Multi-Threaded Processor Execution Units

In some embodiments, an apparatus, system, or process provides for register bank conflict reduction for multi-threaded processor execution units (EUs). In some embodiments, executions units include execution units within one or more GPUs.

In some embodiments, an apparatus, system, or process provides for reduction of register bank conflicts through one or more of the following:

(1) Register distribution across register banks, which may include register distribution across multiple arrays of register banks, such as a first array of register banks for even registers and a second array of register banks for odd registers;

(2) Multiple stage reads in a pipeline, which may include, for example, a first read stage for odd source operands and second read stage for even source operands; and

(3) Register position swap for instructions, which may include position swaps for two-source instructions and for three-source instructions.

Compared with traditional hardware and software solutions to address conflicts, embodiments may be implemented inexpensively with minimal hardware modifications and cost. Embodiments may be utilized to provide significant reduction in bank conflict probability with minimal side effects on the compiler register allocation, and with very low algorithm complexity.

FIG. 15 is an illustration of a processing system including an architecture to reduce register bank conflicts for multi-threaded execution units according to some embodiments. In some embodiments, a processing system 1500, such as a processing system 100 illustrated in FIG. 1, includes one or more processor cores. In some embodiments, the processing system 1500 includes one or more processors 1505 (which may include one or more CPUs (Central Processing Units)), such as processors 102 illustrated in FIG. 1, having one or more processor cores, and further includes one or more GPUs 1510, such as the graphics processors 108 illustrated in FIG. 1, having one or more graphics processor cores, wherein the GPUs 1510 may be included within or separate from the one or more processors 1505. However, embodiments are not limited to this particular processing structure. The one or more processors 1510 may include the elements as illustrated for processor 200 in FIG. 2, and the one or more GPUs 1520 may include the elements as illustrated for graphics processor 300 in FIG. 3.

In some embodiments, the one or more GPUs 1510 include one or more execution units 1520, such as execution units 609A-609N illustrated in FIG. 6A, the one or more execution units including at least a first execution unit 1521, the first execution unit including a multiple bank register file 1525. Also illustrated are one or more execution pipelines for processing of instructions 1530.

In some embodiments, the processing system is structured to reduce register bank conflicts for a multi-threaded execution unit, including execution units of one or more GPUs in a processing system. In some embodiments, the register file 1525 provides for register distribution across register banks, such as illustrated in one or more of FIGS. 17 and 18. The processing system 1500 may further provide for multi-stage pipeline reads in the one or more pipelines 1530, as illustrated in FIG. 19. In some embodiments, the processing system further implements operand position swaps, such as illustrated in one or more of FIGS. 21 and 22, to provide further reduction in the probability of occurrences of register bank conflicts.

FIG. 16 is an illustration of a multi-bank register file in an apparatus or system. As illustrated in FIG. 16, an apparatus or system may include a register file 1600 with multiple banks of registers, which are illustrated as banks 1610 to 1630. In FIG. 16, as well as in FIGS. 17 and 18, each stack of rectangles represents a register bank, and each rectangle within the stack represents a register within the register bank. The multiple banks 1610-1630 are coupled with an element to select and read the contents of registers of each bank, illustrated as a register file read multiplexer 1640, and providing output via a number of ports, illustrated as P0 through Pp. There are p+1 number of ports for the register file read multiplexer 1640, which allows the multiplexer to read p+1 registers at a time as long the registers all belong to different banks. However, attempting to read registers from the same bank at the same time creates a register bank conflict, which may result in delaying the reading of one or more registers to avoid the register bank conflict.

In a conventional apparatus or system in which an EU supports multiple processing threads, the registers for a particular thread are commonly structured sequentially within a register bank of the multiple register banks of the register file 1600. For example, a thread T0 is supported by registers in bank 1610, the registers for thread T0 being shown as T0-R0, T0-R1, T0-R2, and any additional registers assigned to such bank. While for simplicity of illustration the registers for thread T0 are shown within a single bank, in an actual implementation the registers for any of the threads may occupy multiple banks within an array of registers. The registers for thread T1 are then located in bank 1615, the registers being T1-R0, T1-R1, T1-R2, and any additional registers for such thread, and the registers for thread Tt are located in bank 1630, the registers being Tt-R0, Tt-R1, Tt-R2, and any additional registers for such thread.

The intent of the conventional register structure illustrated in FIG. 16 is to separate registers of different threads into different banks. In this structure, the EU can have multiple functional instruction execution pipelines and each pipeline is used to run specific instructions. These execution pipelines are shared between hardware threads. The dependence delay based thread switching mechanism of the EU is used to switch the threads in the runtime to maximally reduce the idle of the instruction pipelines. This means the instructions of different threads can be execution pipelined by the EU. The conventional scheme guarantees that there are no conflicts between instructions of different threads as they belong to different banks.

However, with the architecture illustrated in FIG. 16, the probability of register bank conflicts within a thread is higher than the probability of register bank conflicts between threads. In a GPU structure, the great majority of the register bank conflicts in the EUs may actually result from thread internal conflicts. Analysis of 3D and GPGPU workloads illustrates that the FPU functional pipe alone occupies the majority of the EU execution time. This thus means that the chance of reading registers from different threads at the same time is generally very low. Thus, the conventional distribution of registers as illustrated in FIG. 16 would generate a high number of register bank conflicts as the registers for each thread are within a particular register bank or set of register banks within the register file 1600.

In some embodiments, an apparatus, system, or process includes a modified distribution of registers across the banks of registers within a register file, with the distribution thus separating the registers of a thread, and thus reducing thread internal conflicts.

FIG. 17 is an illustration of a multi-bank register file in an apparatus or system providing register distribution across register banks of a register file, according to some embodiments. As illustrated in FIG. 17, an apparatus or system includes a register file 1700 with multiple banks of registers, which are illustrated as banks 1710 to 1730. The multiple banks 1710-1730 are coupled with an element to select and read the contents of registers of each bank, illustrated as a register file read multiplexer 1740, and providing output via a number of ports, illustrated as P0 through Pp.

In some embodiments, the apparatus, system, or process provides for separation of the sequence of registers assigned to a thread between register banks such that the probability of conflict in operations is reduced. In contrast to a conventional apparatus or system in which the registers for a particular thread are structured sequentially within a register bank of the multiple banks of the register file 1700, the registers for a particular thread are instead distributed across the banks of registers. The distribution of the registers across the register banks of the register file 1700 means in general that, in a sequence of registers for a thread, any first register (such as R0) and a next following second register (such as R1) are located in different banks.

For example, a thread T0 is supported by registers that are distributed such that a first register T0-R0 is located in a first bank 1710, a second register T0-R1 is located in a second bank 1715, a third register T0-R2 is stored in a third bank 1720, and, as needed, continuing through the last bank 1730 in the register file 1700. Additional registers for thread T0 may then be located in the register banks of the register file 1700, which may be viewed as wrapping around the register banks to hold the additional registers for a thread. The registers for additional threads are stored in the same manner distributed across the banks of registers, such as the registers for thread T1 located such that a first register T1-R0 is located in the first bank 1710, a second register T1-R1 is located in the second bank 1715, a third register T0-R2 is stored in a third bank 1720, and, as needed, continuing through the last bank 1730 in the register file 1700 and additional rows of registers; and similarly distributing registers for threads through a final thread Tt. For readability, all the threads of the illustrated system are not shown.

The embodiment illustrated in FIG. 17 takes advantage of the fact that the chance of reading registers from different threads at the same time in certain multi-threaded system, such as a GPU environment, is generally very low. The structure in FIG. 17 distributes registers of a single thread into as many banks as possible by allowing banks to include registers from multiple threads. Assuming “b” number of register banks in a register file and “t” number of threads for an execution unit, registers of single thread are distributed across “b/t” number of register banks in the conventional structure versus “b” number of register banks in an embodiment. In a multi-threaded system in which a single thread is generally processed, this may reduce the probability of conflicts with in a thread by “t” times.

FIG. 18 is an illustration of multi-bank register arrays in an apparatus or system providing register distribution across multiple arrays of register banks in a register file, according to some embodiments. In some embodiments, the banks of registers in a register file 1800 of an execution unit are divided into multiple arrays or sets, such as a first array of even register banks 1805 and a second array of odd register banks 1855, the apparatus, system, or process providing for further separation of the sequence of registers assigned to a thread between the sets of register banks to thus further reduce the probability of register bank conflicts in operations.

In some embodiments, as illustrated in FIG. 18, an apparatus or system include a register file with multiple register banks, the register banks being separated into a first array 1800 of even register banks, which are illustrated as banks 1810 to 1830, and a second array 1855 of odd register banks, which are illustrated as banks 1860 to 1880. The even register banks 1810-1830 of the first array 1805 are coupled with an element to select and read the contents of registers of each bank, illustrated as a first register file read multiplexer 1840, and providing output via a number of ports, illustrated as P0 through Pp. Similarly, the odd register banks 1860-1880 of the second array 1855 are coupled with an element to select and read the contents of registers of each bank, illustrated as a second register file read multiplexer 1890, and providing output via a number of ports, illustrated as P0 through Pp. However, embodiments are not limited to even and odd register arrays, and may include a greater number of arrays and arrays in which the registers are located within the arrays based on a different basis than even and odd registers.

In some embodiments, an apparatus, system, or process provides for separation of the sequence of registers assigned to a thread between register banks in multiple register arrays such that the probability of register bank conflicts in operations is further reduced. For example, a thread T0 is supported by registers that are distributed according to even and odd numbering of such registers across the even register banks of the first array 1805 and the odd register banks of the second array 1855 such that a first register T0-R0 (an even register) is located in a first bank 1810 of the first array 1855, a second register following T0-R1 (an odd register) is located in a first bank 1860 of the second array 1855, a third register T0-R2 is located in a second bank 1815 of the first array 1805, and continuing with even and odd registers, as needed, through one or more rows of registers in the even and odd register banks of the first and second arrays 1805 and 1855. In general, it can be seen that any first register (such as an even register) and second following register (an odd register) are located in different arrays, and further any register in a set of registers (such as even registers, e.g. R0) and a following second register (e.g., R2) are located in different banks within the array. Additional registers for thread T0 may then be stored in one or more additional rows of registers in the first and second arrays 1805 and 1855. The registers for additional threads are stored in the same manner distributed across even and odd register banks of the first and second arrays 1805 and 1855, such as illustrated for the registers for thread T1 (beginning with register T1-R0) through a final thread Tt (beginning with register Tt-R0). For readability, all the threads for the execution unit in the illustrated system are not shown.

FIG. 19 is an illustration of a pipeline with multiple register read stages, according to some embodiments. In a conventional system architecture, a single pipeline stage for register reads in a pipeline attempts to read all the sources of a single instruction at the same time. In some embodiments, a system architecture includes multiple pipeline stages in a pipeline for reading of registers, with the multiple pipeline stages to read registers for certain instruction operands. In an example with two pipeline stages, as illustrated in FIG. 19, a system includes a first pipeline stage for reading odd operands and a second pipeline stage for reading even operands (or the reverse). Splitting the process into two pipeline stages can greatly reduce the register bank conflicts in reading registers, and enables further optimizations for reduction of register bank conflicts, as, for example, illustrated in FIGS. 20, 21, and 22.

In some embodiments, as illustrated in FIG. 19, a pipeline may include Instruction Fetch, Decode, Read Stage1 (for odd source operands), Read Stage2 (for even source operands), Execute, and Write Back. Because the two read stages are pipelined there is no impact to overall throughput. For three-source instructions with operand0, operand1, and operand2 as sources, source operand1 (Scr1) is read in the Read Stage1 and source operand0 (Scr0) and source operand2 (Scr2) are read in the Read Stage2. For two-source instructions operand1 may be read in first stage and operand0 read in the second stage. For one-source instructions, nothing may be read in first stage and operand0 may be read in the second stage. Assuming a sequence of two-source instructions with an embodiment of a pipeline mechanism, the source operand1 may be read together with the source operand0 of the previous instruction. Similarly, the source operand0 may be read together with the source operand1 of the next instruction.

In the particular example illustrated in FIG. 19, a first instruction Inst0 with three source operands (Scr0, Scr1, and Scr2) is fetched in clock 0; decoded in clock 1; operand Scr1 read in clock 2; operands Scr0 and Scr2 read in clock 3; executed in clock 4 to generate a result; and result written back in clock 5. FIG. 19 assumes an instruction with three operands then follows in each clock, and thus a second instruction Inst1 with three source operands (Scr0, Scr1, and Scr2) is fetched in clock 1; decoded in clock 2; operand Scr1 read in clock 3 (in parallel with the reading of Scr0 and Scr2 for Inst0); operands Scr0 and Scr2 read in clock 4; executed in clock 5 to generate a result; and result written back in clock 6. The following instructions Inst2, Inst3, Inst4, and Inst5 then similarly follow in the pipeline illustrated in FIG. 19. However, this is one example, and in operation there may be a mix of instructions with varying numbers of operands, thus varying what operands will be read in the first and second reading stages of the pipeline.

FIG. 20 is an illustration of logical and physical SIMD instructions processed in a system or apparatus, according to some embodiment. In some embodiments, logical SIMD instructions in a multi-threaded system, such as a system including a GPU with one or more execution units, may be converted into multiple physical instructions for the execution units. Because of high parallelism in 3D and GPGPU applications it is common that the logical SIMD size of kernels is larger than actual physical SIMD size of execution units. Typically, the logical SIMD size may be twice the physical SIMD size. In these circumstances, SIMD instructions are split in hardware to match with the physical SIMD width.

FIG. 20 illustrates an example in which a logical SIMD width is 16 and the physical SIMD width is 8. Because the logical data operands in this example consume two physical registers, one logical instruction may be split into two hardware instructions, the two instructions being one instruction with all even registers and one with all odd registers. In some embodiments, in an apparatus or system providing two pipeline stages for register reads in a pipeline, the apparatus or system is able to read one even register and one odd register that belong to two consecutive hardware instructions in one cycle, rather than reading either all even or all odd registers in one cycle.

For example, as illustrated in FIG. 20, the splitting of instruction ‘ADD(16) R20 R16 R18’ (referring to destination register R20 and source registers R16 and R18) results in a first instruction ‘ADD(8) R20 R16 R18’ and a second instruction ‘ADD(8) R21 R17 R19’. The split instructions may then be processed with two read stages in the processing pipeline, such as illustrated in FIG. 19. There is no possibility for bank conflicts in this scenario as even banks and odd banks do not share ports, as illustrated in FIG. 18 with the array of even register banks utilize the ports of the first register file read multiplexer 1840 and the array of odd register banks utilize the second register file read multiplexer 1890. As shown in FIG. 20, in a first clock cycle R16 of the first instruction may be read, with R18 of the first instruction and R17 of the second instruction being read in a second clock cycle. The process then continues with the source operands of each of the following instructions, where the splitting of instruction ‘MUL(16) R40 R36 R38’ results in a third instruction ‘MUL(8) R40 R36 R38’ and a fourth instruction ‘MUL(8) R41 R37 R39’ and the splitting of instruction ‘ADD(16) R60 R56 R58’ results in a fifth instruction ‘ADD(8) R60 R56 R58’ and a sixth instruction ‘ADD(8) R61 R57 R59’.

Embodiments of an apparatus, system, or process can reduce the theoretical register bank conflict ratios for both two-source and three-source instructions. Calculated for a single thread assuming even register distribution and no scalars in the instructions, EUs in a particular architecture may have 128 registers per thread that are distributed across even and odd register banks. In an example in which there are two ports for even banks and two ports for odd register banks, in a conventional register structure the 128 registers of a single thread are distributed across 2 even and 2 odd register banks, which results in a register bank having 32 registers from a same thread. This example results in a theoretical register bank conflict ratio of 24.21% (31/128) for two-source instructions, and 48.43% (31/128+31/128) for three-source instructions. In some embodiments, a register structure distributes the registers across 8 even and 8 odd register banks, which results in a register bank instead having only 8 registers from the same thread. This then reduces the theoretical register bank conflict ratio to 5.47% (7/128) for two-source instructions, and 29.4% (7/128*6/128+120/128*7/128*2+7/64*7/64) for three-source instructions.

In some embodiments, the register bank conflict ratios then may be further reduced for SIMD(16) kernels because of the enablement of a two-stage read mechanism. This is because almost all the source operands of SIMD (16) FPU instructions occupied two registers and the compiler can assign the even aligned registers to all the operands without causing any fragmentation issue. Even aligned source operands (with size 2) and the two-stage read mechanism guarantees the access of both even and odd sets, the theoretical register bank conflict ratio is reduced to zero for two-source instructions and to 5.47% (7/128) for three-source instructions.

FIG. 21 is an illustration of swapping of operand positions for a two-source instruction, according to some embodiments. FIG. 22 is an illustration of swapping of operand positions for a three-source instruction, according to some embodiments. In some embodiments, an apparatus, system, or process provides for further reduction in conflict probability through operand position swap. An operand position swap optimization may be implemented in an architecture providing a two-stage register read mechanism in hardware utilizing the fact that most of two-source instructions (MUL, ADD, MAC, etc.) produces a same result irrespective of their operand positions. In some embodiments, an apparatus, system, or process may take advantage of this fact, wherein an element, such as the compiler, is to swap operands of an instruction it detects a register bank conflict with the following instruction because of the two-stage read mechanism. In this manner, register bank conflict conditions can be avoided if the operands do not generate a register bank conflict when in swapped positions.

To further illustrate, registers of a single thread may be distributed across 16 register banks in a register file of a certain EU, which results in, for example, R0, R16, and R32 being located in a same bank. Accessing any two of these registers in the same clock cycle thus causes a register read conflict.

FIG. 21 illustrates an example of an instruction sequence including first instruction ‘ADD (8) R2 R1 R0’, requiring the reading of source operands R1 and R0, and a next following second instruction ‘MUL (8) R3 R16 R4’, requiring the reading of source operands R16 and R4. As shown, in FIG. 21, such instructions would conventionally result in a register bank conflict in a second clock cycle between the reading of R0 and R16, thus requiring 4 clock cycles for the reading of the source registers for the two instructions.

In some embodiments, upon conflict between R0 and R16 being detected, the source operand positions of the second instruction are to be swapped. As a result, the register pair to be read in a same cycle becomes <R0,R4> instead of <R0,R16>. In this manner, the register bank conflict is thus avoided and the number of clock cycles required for the reading process is reduced to 3.

In some embodiments, parameter position swapping upon detection of a register bank conflict may also be applied in a three-source instruction. For example, the swapping process may be applied for a MAD instruction (wherein Dst=Src0+Src1*Src2) by reading Src1 in a first read stage and Src0 and Src2 in a second read stage. In some embodiments, a system, apparatus, or process is to detect both conflicts between Src0 and Src2 of a current instruction and conflicts with the Src of the next instruction. Source operand positions may be swapped between Src1 and Src2 to avoid a register bank conflict without any functional difference. In some embodiments, if there is still conflict with the next instruction after swapping of the Scr1 and Scr2 operands, the operands for the next following instruction are also swapped to avoid the register bank conflict.

FIG. 22 illustrates an example of an instruction sequence including first instruction ‘MAD (8) R4 R0 R1 R16’, requiring the reading of source operands R0, R1, and R16, and a next following second instruction ‘MAD (8) R5 R2 R32 R3’, requiring the reading of source operands R2, R32, and R3. As shown in FIG. 22, such instructions would conventionally result in a register bank conflict in a second clock cycle between the reading of R0 and R16 of the first instruction, and then in the third cycle between R16 of the first instruction and R32 of the second instruction, thus requiring 5 clock cycles for the reading of the source registers for the two instructions.

In some embodiments, upon conflict between R0 and R16 being detected, the source operand positions of the first instruction are to be swapped; and, upon detection of the register bank conflict that would be generated by R16 and R32, the source operand positions of the second instruction are to be swapped. As a result, the registers to be read in a same cycle becomes <R0,R1,R3> and <R2,R32>. In this manner, both register bank conflicts are thus avoided and the number of clock cycles required for the reading process is reduced to 3.

In some embodiments, a swapping algorithm may be implemented with minimal processing. The algorithm requires a single pass of scanning to check for register bank conflict conditions and to accordingly swap source operands to avoid the register bank conflicts if possible. For example, in a compiler this pass may be arranged after register allocation and instruction scheduling passes where the operand registers won't be changed any further. Compared with conventional solutions, the operand swapping pass is much less expensive and cleaner to implement.

Further, operand position swap reduces bank conflicts very efficiently. Approximately 95% of register bank conflicts come from the source operands of “MAD”, “MUL”, “MAC” and “ADD” instructions, whose source operand positions can be swapped without affecting the outcome. The following theoretical register bank conflict ratios are calculated without considering the impact to next instruction in the kernel (although even in that case it is possible to avoid the swapping and retain the same register bank conflict ratio as before: Operand swapping can reduce the theoretical register bank conflict ratio to 0.299% (5.47%*5.47%) for SIMD8 two-source instructions and SIMD16 three-source instructions. For three-source SIMD8 instructions, the swap reduces the register bank conflict ratio to 8.64% (29.4%*29.4%).

FIG. 23 is a flowchart to illustrate a process for swapping operand positions to reduce register bank conflicts according to some embodiments. In a process, such as in a compiler or other processing, instructions to be processed by an execution unit (EU) are received 2302, wherein the EU to is to process multiple threads. The EU may include an EU in a processing system including one or more GPUs as illustrated in FIG. 15. In some embodiments, registers for the multiple threads for the EU are distributed across multiple arrays of register banks in a register file, such as the even and odd register arrays as illustrated in FIG. 18. In some embodiments, the EU includes a pipeline including two read stages, such as illustrated in FIG. 19.

In the process, the instructions are analyzed to detect register bank conflicts 2304, with, for example, a counter for the instructions to be set initially at N=0. In some embodiments, the analysis is provided for purposes of preventing such conflicts if possible through the swapping of operand positions, such as illustrated in FIGS. 21 and 22. Although this is not shown in FIG. 23, if conflicts cannot be prevented through the swapping of operand positions, normal operations, such as delaying the reading of certain operands in the pipeline to avoid register bank conflicts, may be implemented.

In some embodiments, the process includes analyzing the source operands of a current instruction Inst(N) and a next following instruction Inst(N+1) 2306, such as initially a first instruction Inst(0) and a second instruction Inst(1). There is determination whether the number of source operands for Inst(N) is two or three 2308. With a two-stage read mechanism in the pipeline guaranteeing access of both even and odd register arrays, the probability of a register bank conflict within a two-source instruction is zero, and thus may be skipped.

If Inst(N) is a three-source instruction (source instructions Scr0, Scr1, and Scr2), there is a determination whether there is a register bank conflict generated between operands within Inst(N) 2310, which would be a register bank conflict between the registers for Scr0 and Scr2. If a register bank conflict would be generated, then the positions of the Scr1 and Scr2 operands may be swapped 2312, such as illustrated in the swap between the positions of R1 and R16 in FIG. 22.

Following the swap of operands 2312, or if there is no conflict within the three-source instruction 2310 or if the Inst(N) is a two-source instruction 2308, there is determination whether a register bank conflict would be generated by the registers for Inst(N) and Inst(N+1) 2314. If so, there is a swap of operand positions in Inst(N+1) 2316, such as illustrated in the swap of positions of R16 and R4 in FIG. 21 or the swap of positions of R32 and R3 in FIG. 22.

In the process, there is then a determination whether there is another following instruction, Inst(N+2) 2318. If so the counter can be incremented, N=N+1 2320, and the process returning to the analyzation of the operations of Inst(N) and Inst(N+1) 2306. If not, then the process is complete 2322.

In some embodiments, an apparatus includes a processor including one or more execution units (EUs), the one or more EUs including at least a first execution unit (EU) to process a plurality of threads, the first EU including a register file having a plurality of register banks with each register bank including a plurality of registers, and one or more read multiplexers to read registers from the register file, wherein attempting to read more than one register from a single register bank of the register file in a same clock cycle generates a register bank conflict. Registers for each thread for the first EU are distributed across the registers banks within the register file such that a first register for a first thread of the plurality of threads and a following second register for the first thread are located in different register banks within the register file.

In some embodiments, the register file includes a plurality of arrays of register banks, the plurality of arrays including a first array of register banks and a second array of register banks, and wherein the registers for each thread are distributed such that all even registers are located in the first array of register banks and all odd registers are located in the second array of register banks.

In some embodiments, a first read multiplexer is coupled with the register banks of the first array of register banks and a second read multiplexer is coupled with the register banks of the second array of register banks.

In some embodiments, the apparatus is to split each of one or more logical SIMD (Single Instruction Multiple Data) instructions into a plurality of physical SIMD instructions for the first EU.

In some embodiments, the first EU further includes one or more processing pipelines for SIMD (Single Instruction Multiple Data) instructions, a first processing pipeline of the one or more processing pipelines including a plurality of stages for reading registers, the plurality of stages including a first reading stage to read one or more registers in a first clock cycle and a second reading stage to read one or more registers in a second clock cycle.

In some embodiments, the apparatus is to determine whether source operands of a first instruction will generate a register bank conflict if the source operands of the first instruction are read in a same clock cycle, and, upon determining that a register bank conflict will occur, the apparatus is to swap positions of two source operands of the first instruction to avoid the register bank conflict.

In some embodiments, the apparatus is to determine whether one or more source operands of the first instruction and one or more source operands of a second instruction immediately following the first instruction will generate a register bank conflict if the source operands of the first instruction and the source operands of the second instruction are read in a same clock cycle, and, upon determining that a register bank conflict will occur, the apparatus is to swap positions of two source operands of the second instruction to avoid the register bank conflict.

In some embodiments, the one or more EUs are included in a graphical processing unit (GPU).

In some embodiments, a non-transitory computer-readable storage medium having stored thereon data representing sequences of instructions that, when executed by one or more processors, cause the one or more processors to perform operations including receiving a plurality of SIMD (Single Instruction Multiple Data) instructions for processing for an execution unit (EU) in a processing system, the EU including a register file with a plurality of arrays of register banks, the plurality of arrays of register banks including a first array of register banks for even registers and a second array of register banks for odd registers, and including a processing pipeline, the processing pipeline including a plurality of stages for reading registers; analyzing source operands of the plurality of SIMD instructions to identify whether one or more register bank conflicts will occur if source operands of one or more instructions are read in a same clock cycle; and upon determining that one or more register bank conflicts will occur, swapping positions of source operands within one or more of the plurality of SIMD instructions to avoid the one or more register bank conflicts.

In some embodiments, analyzing operands of the plurality of SIMD instructions includes analyzing source operands of a first instruction to determine whether reading a plurality of source operands of the first instruction together in a same clock cycle will generate a register bank conflict, the first instruction including three source operands.

In some embodiments, swapping positions of source operands includes swapping positions of a first source operand and a second source operand of the first instruction.

In some embodiments, analyzing operands of the plurality of SIMD instructions includes analyzing source operands of a first instruction and source operands of a second instruction immediately following the first instruction to determine whether reading one or more source operands of the first instruction in a same clock cycle with one or more source operands of the second instruction will generate a register bank conflict, the second instruction including a plurality of source operands.

In some embodiments, swapping positions of source operands includes swapping positions of a first source operand and a second source operand of the second instruction.

In some embodiments, the registers for each of a plurality of threads for the EU being distributed across the plurality of arrays of register banks such that all even registers are located in the first array of register banks and all odd registers are located in the second array of register banks.

In some embodiments, a first read multiplexer is coupled with the register banks of the first array of register banks and a second read multiplexer is coupled with the register banks of the second array of register banks.

In some embodiments, the plurality of stages includes a first reading stage to read one or more registers in a first clock cycle and a second reading stage to read one or more registers in a second clock cycle.

In some embodiments, the instructions further include instructions that, when executed by the one or more processors, cause the one or more processors to perform operations including splitting each of one or more logical SIMD instructions into a plurality of physical SIMD instructions.

In some embodiments, the EU is included in a graphical processing unit (GPU).

In some embodiments, an apparatus includes means for receiving a plurality of SIMD (Single Instruction Multiple Data) instructions for processing for an execution unit (EU) in a processing system, the EU including a register file with a plurality of arrays of register banks, the plurality of arrays of register files including a first array of register banks for even registers and a second array of register banks for odd registers, and including a processing pipeline, the processing pipeline including a plurality of stages for reading registers; means for analyzing source operands of the plurality of SIMD instructions to identify whether one or more register bank conflicts will occur if source operands of one or more instructions are read in a same clock cycle; and means for swapping positions of source operands within one or more of the plurality of SIMD instructions to avoid the one or more register bank conflicts upon determining that one or more register bank conflicts will occur.

In some embodiments, the means for analyzing operands of the plurality of SIMD instructions includes means for analyzing source operands of a first instruction to determine whether reading a plurality of source operands of the first instruction together in a same clock cycle will generate a register bank conflict, the first instruction including three source operands.

In some embodiments, the means for swapping positions of source operands includes the means for swapping positions of a first source operand and a second source operand of the first instruction.

In some embodiments, the means for analyzing operands of the plurality of SIMD instructions includes means for analyzing source operands of a first instruction and source operands of a second instruction immediately following the first instruction to determine whether reading one or more source operands of the first instruction in a same clock cycle with one or more source operands of the second instruction will generate a register bank conflict, the second instruction including a plurality of source operands.

In some embodiments, the means for swapping positions of source operands includes means for swapping positions of a first source operand and a second source operand of the second instruction.

In some embodiments, the registers for each of a plurality of threads for the EU being distributed across the plurality of arrays of register banks such that all even registers are located in the first array of register banks and all odd registers are located in the second array of register banks.

In some embodiments, a first read multiplexer is coupled with the register banks of the first array of register banks and a second read multiplexer is coupled with the register banks of the second array of register banks.

In some embodiments, the plurality of stages includes a first reading stage to read one or more registers in a first clock cycle and a second reading stage to read one or more registers in a second clock cycle.

In some embodiments, the apparatus further includes means for splitting each of one or more logical SIMD instructions into a plurality of physical SIMD instructions.

In some embodiments, the one or more EUs are included in a graphical processing unit (GPU).

In some embodiments, a method includes receiving a plurality of SIMD (Single Instruction Multiple Data) instructions for processing for an execution unit (EU) in a processing system, the EU including a register file with a plurality of arrays of register banks, the plurality of arrays of register banks including a first array of register banks for even registers and a second array of register banks for odd registers, and including a processing pipeline, the processing pipeline including a plurality of stages for reading registers; analyzing source operands of the plurality of SIMD instructions to identify whether one or more register bank conflicts will occur if source operands of one or more instructions are read in a same clock cycle; and upon determining that one or more register bank conflicts will occur, swapping positions of source operands within one or more of the plurality of SIMD instructions to avoid the one or more register bank conflicts.

In some embodiments, analyzing operands of the plurality of SIMD instructions includes analyzing source operands of a first instruction to determine whether reading a plurality of source operands of the first instruction together in a same clock cycle will generate a register bank conflict, the first instruction including three source operands.

In some embodiments, swapping positions of source operands includes swapping positions of a first source operand and a second source operand of the first instruction.

In some embodiments, analyzing operands of the plurality of SIMD instructions includes analyzing source operands of a first instruction and source operands of a second instruction immediately following the first instruction to determine whether reading one or more source operands of the first instruction in a same clock cycle with one or more source operands of the second instruction will generate a register bank conflict, the second instruction including a plurality of source operands.

In some embodiments, swapping positions of source operands includes swapping positions of a first source operand and a second source operand of the second instruction.

In some embodiments, the registers for each of a plurality of threads for the EU being distributed across the plurality of arrays of register banks such that all even registers are located in the first array of register banks and all odd registers are located in the second array of register banks.

In some embodiments, a first read multiplexer is coupled with the register banks of the first array of register banks and a second read multiplexer is coupled with the register banks of the second array of register banks.

In some embodiments, the plurality of stages includes a first reading stage to read one or more registers in a first clock cycle and a second reading stage to read one or more registers in a second clock cycle.

In some embodiments, the method further includes splitting each of one or more logical SIMD instructions into a plurality of physical SIMD instructions.

In some embodiments, the one or more EUs are included in a graphical processing unit (GPU).

In some embodiments, a processing system includes one or more graphical processing units (GPUs), at least one of the one or more GPUs including a plurality of execution units (EUs), the plurality of EUs including at least a first EU to process a plurality of threads, wherein processing a thread includes processing SIMD (Single Instruction Multiple Data) instructions, wherein the first EU includes a register file with a plurality of arrays of register banks, each of the plurality of arrays including a plurality of register banks with each register bank including a plurality of registers, the plurality of arrays of register banks including first array of register banks for even registers and a second array of register banks for odd registers, and a first read multiplexer to read registers from the first array of register banks and a second read multiplexer to read registers from the second array of register banks, wherein attempting to read more than one register from a single register bank of the register file in a same clock cycle generates a register bank conflict; and memory to store data for graphics processing. Registers for each thread for the first EU are distributed across the register banks within the plurality of arrays such that a first register for a thread and a following second register for the thread within an array of register banks are located in different register banks and wherein the registers for each thread are distributed such that all even registers are located in the first array of register banks and all odd registers are located in the second array of register banks.

In some embodiments, the processing system is to split each of one or more logical SIMD instructions into a plurality of physical SIMD instructions for the first EU.

In some embodiments, the first EU further includes one or more processing pipelines for SIMD instructions, a first processing pipeline of the one or more processing pipelines including a plurality of stages for reading registers, the plurality of stages including a first reading stage to read one or more registers in a first clock cycle and a second reading stage to read one or more registers in a second clock cycle.

In some embodiments, the processing system is to determine whether source operands of a first instruction will generate a register bank conflict if the source operands of the first instruction are read in a same clock cycle, and, upon determining that a register bank conflict will occur, the processing system is to swap positions of two source operands of the first instruction to avoid the register bank conflict.

In some embodiments, the processing system is to determine whether one or more source operands of the first instruction and one or more source operands of a second instruction immediately following the first instruction will generate a register bank conflict if the source operands of the first instruction and the source operands of the second instruction are read in a same clock cycle, and, upon determining that a register bank conflict will occur, the processing system is to swap positions of two source operands of the second instruction to avoid the register bank conflict.

In the description above, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the described embodiments. It will be apparent, however, to one skilled in the art that embodiments may be practiced without some of these specific details. In other instances, well-known structures and devices are shown in block diagram form. There may be intermediate structure between illustrated components. The components described or illustrated herein may have additional inputs or outputs that are not illustrated or described.

Various embodiments may include various processes. These processes may be performed by hardware components or may be embodied in computer program or machine-executable instructions, which may be used to cause a general-purpose or special-purpose processor or logic circuits programmed with the instructions to perform the processes. Alternatively, the processes may be performed by a combination of hardware and software.

Portions of various embodiments may be provided as a computer program product, which may include a computer-readable medium having stored thereon computer program instructions, which may be used to program a computer (or other electronic devices) for execution by one or more processors to perform a process according to certain embodiments. The computer-readable medium may include, but is not limited to, magnetic disks, optical disks, read-only memory (ROM), random-access memory (RAM), erasable programmable read-only memory (EPROM), electrically-erasable programmable read-only memory (EEPROM), magnetic or optical cards, flash memory, or other type of computer-readable medium suitable for storing electronic instructions. Moreover, embodiments may also be downloaded as a computer program product, wherein the program may be transferred from a remote computer to a requesting computer. In some embodiments, a non-transitory computer-readable storage medium has stored thereon data representing sequences of instructions that, when executed by a processor, cause the processor to perform certain operations.

Many of the methods are described in their most basic form, but processes can be added to or deleted from any of the methods and information can be added or subtracted from any of the described messages without departing from the basic scope of the present embodiments. It will be apparent to those skilled in the art that many further modifications and adaptations can be made. The particular embodiments are not provided to limit the concept but to illustrate it. The scope of the embodiments is not to be determined by the specific examples provided above but only by the claims below.

If it is said that an element “A” is coupled to or with element “B,” element A may be directly coupled to element B or be indirectly coupled through, for example, element C. When the specification or claims state that a component, feature, structure, process, or characteristic A “causes” a component, feature, structure, process, or characteristic B, it means that “A” is at least a partial cause of “B” but that there may also be at least one other component, feature, structure, process, or characteristic that assists in causing “B.” If the specification indicates that a component, feature, structure, process, or characteristic “may”, “might”, or “could” be included, that particular component, feature, structure, process, or characteristic is not required to be included. If the specification or claim refers to “a” or “an” element, this does not mean there is only one of the described elements.

An embodiment is an implementation or example. Reference in the specification to “an embodiment,” “one embodiment,” “some embodiments,” or “other embodiments” means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments. The various appearances of “an embodiment,” “one embodiment,” or “some embodiments” are not necessarily all referring to the same embodiments. It should be appreciated that in the foregoing description of exemplary embodiments, various features are sometimes grouped together in a single embodiment, figure, or description thereof for the purpose of streamlining the disclosure and aiding in the understanding of one or more of the various novel aspects. This method of disclosure, however, is not to be interpreted as reflecting an intention that the claimed embodiments requires more features than are expressly recited in each claim. Rather, as the following claims reflect, novel aspects lie in less than all features of a single foregoing disclosed embodiment. Thus, the claims are hereby expressly incorporated into this description, with each claim standing on its own as a separate embodiment. 

What is claimed is:
 1. An apparatus comprising: a processor including one or more execution units (EUs), the one or more EUs including at least a first execution unit (EU) to process a plurality of threads, wherein the first EU includes: a register file including a plurality of register banks with each register bank including a plurality of registers, and one or more read multiplexers to read registers from the register file, wherein attempting to read more than one register from a single register bank of the register file in a same clock cycle generates a register bank conflict; wherein registers for each thread for the first EU are distributed across the register banks within the register file such that a first register for a first thread of the plurality of threads and a following second register for the first thread are located in different register banks within the register file.
 2. The apparatus of claim 1, wherein the register file includes a plurality of arrays of register banks, the plurality of arrays including a first array of register banks and a second array of register banks, and wherein the registers for each thread are distributed such that all even registers are located in the first array of register banks and all odd registers are located in the second array of register banks.
 3. The apparatus of claim 2, wherein a first read multiplexer is coupled with the register banks of the first array of register banks and a second read multiplexer is coupled with the register banks of the second array of register banks.
 4. The apparatus of claim 2, wherein the apparatus is to split each of one or more logical SIMD (Single Instruction Multiple Data) instructions into a plurality of physical SIMD instructions for the first EU.
 5. The apparatus of claim 2, wherein the first EU further includes one or more processing pipelines for SIMD (Single Instruction Multiple Data) instructions, a first processing pipeline of the one or more processing pipelines including a plurality of stages for reading registers, the plurality of stages including a first reading stage to read one or more registers in a first clock cycle and a second reading stage to read one or more registers in a second clock cycle.
 6. The apparatus of claim 5, wherein the apparatus is to determine whether source operands of a first instruction will generate a register bank conflict if the source operands of the first instruction are read in a same clock cycle, and, upon determining that a register bank conflict will occur, the apparatus is to swap positions of two source operands of the first instruction to avoid the register bank conflict.
 7. The apparatus of claim 6, wherein the apparatus is to determine whether one or more source operands of the first instruction and one or more source operands of a second instruction immediately following the first instruction will generate a register bank conflict if the source operands of the first instruction and the source operands of the second instruction are read in a same clock cycle, and, upon determining that a register bank conflict will occur, the apparatus is to swap positions of two source operands of the second instruction to avoid the register bank conflict.
 8. The apparatus of claim 1, wherein the one or more EUs are included in a graphical processing unit (GPU).
 9. A non-transitory computer-readable storage medium having stored thereon data representing sequences of instructions that, when executed by one or more processors, cause the one or more processors to perform operations comprising: receiving a plurality of SIMD (Single Instruction Multiple Data) instructions for processing for an execution unit (EU) in a processing system, the EU including a register file with a plurality of arrays of register banks, the plurality of arrays of register banks including a first array of register banks for even registers and a second array of register banks for odd registers, and including a processing pipeline, the processing pipeline including a plurality of stages for reading registers; analyzing source operands of the plurality of SIMD instructions to identify whether one or more register bank conflicts will occur if source operands of one or more instructions are read in a same clock cycle; and upon determining that one or more register bank conflicts will occur, swapping positions of source operands within one or more of the plurality of SIMD instructions to avoid the one or more register bank conflicts.
 10. The medium of claim 9, wherein analyzing operands of the plurality of SIMD instructions includes analyzing source operands of a first instruction to determine whether reading a plurality of source operands of the first instruction together in a same clock cycle will generate a register bank conflict, the first instruction including three source operands.
 11. The medium of claim 10, wherein swapping positions of source operands includes swapping positions of a first source operand and a second source operand of the first instruction.
 12. The medium of claim 9, wherein analyzing operands of the plurality of SIMD instructions includes analyzing source operands of a first instruction and source operands of a second instruction immediately following the first instruction to determine whether reading one or more source operands of the first instruction in a same clock cycle with one or more source operands of the second instruction will generate a register bank conflict, the second instruction including a plurality of source operands.
 13. The medium of claim 12, wherein swapping positions of source operands includes swapping positions of a first source operand and a second source operand of the second instruction.
 14. The medium of claim 9, wherein the registers for each of a plurality of threads for the EU being distributed across the plurality of arrays of register banks such that all even registers are located in the first array of register banks and all odd registers are located in the second array of register banks.
 15. The medium of claim 9, wherein a first read multiplexer is coupled with the register banks of the first array of register banks and a second read multiplexer is coupled with the register banks of the second array of register banks.
 16. The medium of claim 9, wherein the plurality of stages includes a first reading stage to read one or more registers in a first clock cycle and a second reading stage to read one or more registers in a second clock cycle.
 17. The medium of claim 9, further comprising instructions that, when executed by the one or more processors, cause the one or more processors to perform operations comprising: splitting each of one or more logical SIMD instructions into a plurality of physical SIMD instructions.
 18. The medium of claim 9, wherein the EU is included in a graphical processing unit (GPU).
 19. A processing system comprising: one or more graphical processing units (GPUs), at least one of the one or more GPUs including a plurality of execution units (EUs), the plurality of EUs including at least a first EU to process a plurality of threads, wherein processing a thread includes processing SIMD (Single Instruction Multiple Data) instructions, wherein the first EU includes: a register file with a plurality of arrays of register banks, each of the plurality of arrays including a plurality of register banks with each register bank including a plurality of registers, the plurality of arrays of register banks including first array of register banks for even registers and a second array of register banks for odd registers, and a first read multiplexer to read registers from the first array of register banks and a second read multiplexer to read registers from the second array of register banks, wherein attempting to read more than one register from a single register bank of the register file in a same clock cycle generates a register bank conflict; and memory to store data for graphics processing; wherein registers for each thread for the first EU are distributed across the register banks of the register file such that a first register for a thread and a following second register for the thread within an array of register banks are located in different register banks and wherein the registers for each thread are distributed such that all even registers are located in the first array of register banks and all odd registers are located in the second array of register banks.
 20. The processing system of claim 19, wherein the processing system is to split each of one or more logical SIMD instructions into a plurality of physical SIMD instructions for the first EU.
 21. The processing system of claim 19, wherein the first EU further includes one or more processing pipelines for SIMD instructions, a first processing pipeline of the one or more processing pipelines including a plurality of stages for reading registers, the plurality of stages including a first reading stage to read one or more registers in a first clock cycle and a second reading stage to read one or more registers in a second clock cycle.
 22. The processing system of claim 21, wherein the processing system is to determine whether source operands of a first instruction will generate a register bank conflict if the source operands of the first instruction are read in a same clock cycle, and, upon determining that a register bank conflict will occur, the processing system is to swap positions of two source operands of the first instruction to avoid the register bank conflict.
 23. The processing system of claim 22, wherein the processing system is to determine whether one or more source operands of the first instruction and one or more source operands of a second instruction immediately following the first instruction will generate a register bank conflict if the source operands of the first instruction and the source operands of the second instruction are read in a same clock cycle, and, upon determining that a register bank conflict will occur, the processing system is to swap positions of two source operands of the second instruction to avoid the register bank conflict. 